

### The eGRID Controller



Driving economic growth, innovation, and workforce development for South Carolina

## What is the Duke Energy eGRID?

Electric Grid Research Innovation and Development



"eGRID is a utility-scale electric power laboratory combining real time grid simulation capabilities with a highly configurable, multimegawatt, medium voltage three phase experimental grid."


# The eGRID Center Team Members

Curtiss Fox, PhD Randy Collins, PhD, PE Thomas Salem, PhD, PE Mark McKinney, PhD Ramtin Hadidi, PhD Eric Boessneck Benjamin Gislason Mark Milcetich Tyler Vasas Director of Operations Project Co-PI Research Scientist Visiting Research Scientist Research Scientist Research Scientist Research Engineer Electrical Technician Intern




### **Control Interface of eGRID**

23.9 kV Utility Bus



### Initial Design Based on design of WTDTTF Data Acquisition and Communication System





### Design requirements of Control Interface

- » Communicate between various protocols such as DNP3 and Modbus in multiple time domains
- » High-speed (up to 200kS/S) data acquisition
- » Synchronization between multiple data acquisition channels
- » GPS-synchronized time-stamped data for later analysis
- » Ultra-low latency (<1mS) data for hardware in the loop control</p>
- » Easily reconfigurable and expandable to provide for multiple testing scenarios



### **Architecture Selection**

#### » National Instruments hardware

- > Real-time PXI chassis
- > FPGA data acquisition

#### » LabVIEW development environment

- > LabVIEW RT
- > LabVIEW FPGA
- > Power Analysis toolbox
- > Industrial Communications tools

#### » Fiber Optic serial communication


- > Custom built fiber system
- > Based on communication protocol for power amplifier



### **Components of the Control Interface**

Chassis	Configuration	Function
HMI PC	Windows PC	<ul> <li>Main User Interface</li> <li>Low speed control of other chassis</li> <li>System configuration and monitoring</li> </ul>
High Speed RIO	Real Time PXI Chassis	<ul> <li>High Speed data acquisition</li> <li>Send time-stamped data to Data Logger</li> <li>Send ultra-low latency data to Interface Controller</li> </ul>
Interface Controller	Real Time PXI Chassis	<ul> <li>Send voltage setpoints to power amplifier</li> <li>Generate waveform setpoints for open loop control</li> <li>Interface with RTDS</li> </ul>
Data Logger	Windows PXI Chassis	<ul> <li>Receive Data from High Speed RIO and Interface Controller Chassis</li> <li>Write data to RAID array</li> </ul>

### **Components of the Control Interface**





**Time Critical Direct FPGA to FPGA Communications** 


### eGRID Communication

#### **Non-time Critical** SCADA **SCR and Resistor fan** System (DNP3) control and temperature Data Thermal monitoring Control Acquisition and Logging (Modbus) eGRID Controller **RDN Configuration:** sixteen single phase breakers-**Streaming of time stamped** & nine motorized tap switches data to 24TB RAID array for later analysis




### eGRID Communication

#### **Time Critical**













- Rogowski Coils
- High Precision Voltage Dividers








### **DAQ System**

- Three NI-7842 FPGA Cards
- 8, 16bit, 200kS/S AIs per card
- One card acts as master and asserts backplane PXI trigger
- Other two FPGA cards acquire based on PXI trigger
- <5nS propagation delay

### **Time Stamp System**

- NI-6682 Timing Card
- Disciplined to 1588 GPS grandmaster clock
- Acquires time stamps on PXI trigger
- FPGA FIFOs ensure no lost data and time stamp synchronization






#### **Fiber Optic Link**

- 16 full-duplex plastic optical fiber (POF) channels
- Validated UART at 40 mega baud
- Interface Controller communicates over fiber with with:
  - TWMC Master Controller
  - RTDS
  - High Speed RIO FPGAs
  - Solid state thyristor switches











#### **Fiber Optic Link**

- Custom serial communication system based on Power Amplifier protocols for communication between:
  - HS-RIO & Interface Controller
  - Interface Controller & RTDS
  - Interface Controller & Power Amplifier
- Includes error checking and lost packet detection
- Interface Controller sends sync signal and HS-RIO encodes latest data and transmits
- <500nS latency from sync signal to start of packet transmission








STOP

() 60

40


### **Open Loop Control**

- Power Amplifier sends 12kHz sync signal to Interface Controller
- Interface Controller sends three-phase voltage setpoints to power amplifier
- Fundamental waveform generation block implemented in hardware on Interface Controller
- Independent phase, magnitude, and harmonic control
- Frequency controllable to 1mHz
- HMI-PC will be able to send values to this building block to have dynamically changing voltage waveforms






#### **Closed Loop Control**




### **Benchmarking – DAQ Synchronization**

- RTDS generates 24 simultaneous square waves, 12 per GTAO card
- All 24 square waves sent to AI inputs on FPGA DAQ cards, 3 cards at 8 inputs per card
- Sampled at 200kS/S, time stamped and sent to the data logger

- All 24 channels plotted
- 10mS of data, sampled every 5uS (200kS/S)
- All 24 channels transition in one time step




- System latency must be low for hardware in the loop operation
- Test 1: Time from voltage setpoint change to measured output change
- Test 2: Time from RTDS computed voltage to output change detected at RTDS





- PAU latency mimicked in software
  - Decodes packet
  - Asserts DIO line
- Pulse injected at DAQ input of HS-RIO

- Two tests:
  - Looped straight through Interface Controller
  - Routed through RTDS
- Scope capture of loop time





#### Open Loop Test

Te <mark>k Stop</mark>				
			a -1.390μ b 166.2μ Δ167.6j dV/dt	s –3.969mV
Image:				
1         2.00 V         №         2         2.00           Value           1         Frequency        Hz           1         CycleRMS        V           2         CycleRMS        V           3         CycleRMS         2.08 V           4         CycleRMS         264mV	V         %         3         2.00 V         %           Mean         Min         Max           No period found         No         Period found           No period found         2.08         2.06         2.08           264m         262m         265         265	9 2.64m	40.0µs <b>15.40 %</b> 250MS/s 100k points D15−D0 Timing Resolution: 4.00ns	1 J 2.20 V 3 Sep 2014 01:29:44



Closed Loop Test

Tek Stop	l j				
				b	
				a) −1.390	
				b 266.6µ ∆268.0	
				dV/di	
				محمد المحمد ا	
a second s					
2	Aller and internet with the two models and instant in the second state of the second state of the second state				
والدلان باد يولاد يولاديه ا					יה היה היה הי
والالالا الأرقاق فككا			ים שים ביו		
3				· · ·	
	and a state of the			-	
a second s					
······································					· · · · · · · · · ·
1 2.00 V № 2 2.0	00 V     №     3)    2.00 V	₩ (4) 200mV			
Value	Mean Min	Max Std Dev			
FrequencyHz	No period found		40.0µs	250MS/s	(1) J 2.20 V
CycleRMSV	No period found		<b>15.40 %</b>	100k points	
2 CycleRMSV 3 CycleRMS 2.08 V	No period found 2.08 2.06	2.09 2.65m	D15-D0 ▶ Timing Resolut	ion: 4.00ns	2 Sap 2014
4 CycleRMS 264mV	264m 262m	265m 291µ			3 Sep 2014 01:28:41




### **Controller Hardware in the Loop**

#### Robust controller and system testing is required for:

- Control algorithm verification and turning
- Startup and operational procedures
- Emergency stop conditions and shutdown methods
- Identifying commissioning activities and protocols

- Development and testing of new testing protocols
- Initial verification of Power Hardware-In-the-Loop (PHIL) experiments and operation
- Human Machine Interface design






### **Controller Hardware in the Loop**

Complete system testing encompasses the simulation

of every interface of the control and data acquisition system







### Thank You

