

Thermomechanical Reliability Aspects of Automotive Power Electronics: Current Status and Future Trends

Douglas DeVoto

Advanced Power Electronics and Electric Machines (APEEM) Research Group

Thermomechanical Challenges

- Thermal challenges:
 - Higher operating temperatures
 - Higher heat fluxes/power densities
 - Hot spots.
- Reliability challenges
 - o Attach layer fatigue
 - o Interconnect fatigue.
- New package designs must address thermal and reliability concerns and be evaluated under accelerated conditions that approximate real-world conditions.

NREL APEEM RESEARCH

FMMEA of a Power Electronics Module

Potential Failure Modes (Sites)	Potential Failure Causes	Potential Failure Mechanisms (Parameters Affected)
Short circuit, loss of gate control, increased leakage current (oxide)	High temperature, high electric field, overvoltage	Time dependent dielectric breakdown (V _{th} , g _m)
Loss of gate control, device burn-out (die)	High electric field, overvoltage, ionizing radiation	Latch-up ($V_{CE(ON)}, V_{DS(ON)}$)
High leakage currents (oxide, oxide/substrate interface)	Overvoltage, high current densities	Hot electrons (V_{th} , g_m)
Open circuit (bond wire)	High temperature, high current densities	Bond wire cracking, lift-off $(V_{CE(ON)}, V_{DS(ON)})$
Open circuit (die attach)	High temperature, high current densities	Voiding, delamination of die attach ($V_{CE(ON)}$, $V_{DS(ON)}$)

FMMEA: failure modes, mechanisms, and effects analysis



Reliability Research Approach

- · Evaluate and improve reliability of new technologies
- · Develop predictive and remaining lifetime models
- Multiphysics parametric modeling.

Areas of Research (Technologies)

- Attach materials (solders, Ag sinter, TLP, thermoplastics)
- Substrates (Temprion, 3D AIN)
- Interconnects (wire/ribbon bonding, metal posts).

Patil, N., D. Das, C. Yin, H. Lu, C. Bailey, and M. Pecht. 2009. "A Fusion Approach to IGBT Power Module Prognostics." In Proc. of Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems. <u>https://doi.org/10.1109/ESIME.2009.4938491</u>

NREL APEEM Research



NREL APEEM Research

Accelerated Modeling, Testing, and Evaluation



DESIGN FOR RELIABILITY

Attach Materials

- Traditional bonded interfaces (solders) are replaced with materials that are reliable under under extreme thermal stress conditions.
- Materials are bonded in sample configurations and evaluated for their reliability under thermal cycling, thermal shock, and extended elevated temperature conditions.
 - Sintered Ag Virginia Tech
 - Sintered Cu Institute of Innovative Mobility (Germany)
 - o Cu-Al transient liquid-phase (TLP) alloy Georgia Tech
 - HM-4 polymeric material ADA Technologies









Crack growth forecasting of different statistical models

Electrically Insulating Substrates

- Alternative electrically insulated substrate designs are required to enable reliable packages that operate with higher power densities and higher temperatures.
- Traditional metallized ceramic substrate technologies:
 - Direct-bond copper (DBC)
 - Oxidation of copper (Cu) foils during bonding lowers melt temperature from 1,083°C to 1,065°C
 - Maximum metallization thickness of 1 mm
 - Must have metallization layers on both sides of the ceramic
 - Examples include aluminum oxide (Al₂O₃), aluminum nitride (AIN), and zirconia (ZrO₂)-doped high-performance substrates (HPS).
 - Active metal bonding (AMB)
 - Brazing process with silver-copper (Ag-Cu) alloy between Cu and ceramic at 850°C in vacuum
 - Requires more processing steps and is more expensive than DBC
 - Silicon nitride (Si_3N_4) substrate is an example.
- ODBC
 - A polyimide dielectric is bonded with metal through elevated temperature and pressure
 - o No limitations in metal material or metallization thickness
 - Maintains electrical and thermal performance after 5,000 thermal shock cycles (-40°C to 200°C, 5-minute dwells).



Traditional substrate



DuPont Temprion polyimide film



DuPont ODBC substrate

Electrically Insulating Substrates

- The ability to bond thick copper metallization layers (1–1.5 mm) improves heat spreading directly below devices and lowers their junction temperatures.
- Mechanical etching allows for fine width spacing (<1 mm) between conductor traces through thick metallization layers.
 - 1. Mechanically etch bottom face of top metallization layer.
 - 2. Assemble Temprion and metallization layers.
 - 3. Apply temperature and pressure to substrate stack.
 - 4. Mechanically etch top face of top metallization layer.



Substrate assembly process



Minimum width of spacing between conductors based on metallization thickness using chemical etching [1]



Machining process



NREL prototype substrate

[1] Rogers Corporation. 2022. "curamik® Ceramic Substrates Technical Data Sheet." 2022. <u>https://rogerscorp.com/-</u> /media/project/rogerscorp/documents/advanced-electronics-solutions/english/data-sheets/technical-data-sheet-curamik-ceramic-substrates.pdf.

Electrically Insulating Substrates

Simplified packaging process has been envisioned with ODBC substrates in a double-side-cooled module. Upper cold plate Upper Temprion 1. Bond lower Temprion layer to Etch bottom face of drain 2. 3. Bond drain busbar and traces lower cold plate. busbar and traces. to lower Temprion layer. Encapsulant Etch top face of drain 5. Bond middle Temprion layer 6. Sinter and wire bond 4. hushar and traces and output 2 busbar. devices Output 1 busbar Device Output 2 busbar Trace Source busbar Lower cold plate Middle Temprion Lower Temprion Drain busbar 7. Bond output 1 and source 8. Sinter previous assembly to 9. Fill cavity with encapsulant. busbars to upper Temprion devices.

and upper cold plate.

3D-Printable Ceramic Packaging

Breaking the Board: Bringing Three-Dimensional Packaging and Thermal Management to Power Electronics (ARPA-E OPEN 2021)

- Synteris has developed a proprietary and patent-pending additive manufacturing technology known as selective laser reaction sintering (SLRS).
 - Fabricate isovolumetric, complex, non-oxide ceramics (e.g., AlN, SiC, Si₃N₄).
- Funded work will further develop the additive manufacturing process to create AIN packaging that acts as both an electrical insulator and heat exchanger.
- This one AIN component will replace several traditional components:



o Substrate attach



RELIABILITY METHODS AND TOOLS

Automotive Test Standards

GM Test Standard GMW3172



European Center for Power Electronics Automotive Power Module Qualification (AQG 324)

AQG 324





ECPE Guideline AQG 324

Qualification of Power Modules for Use in Power Electronics Converter Units (PCUs) in Motor Vehicles

Accelerated Testing Spectrum

 Selection of an appropriate accelerated test, from passive thermal tests to power cycling tests, is based on the desired failure modes and mechanisms we wish to explore.











Future RUL Methods

- Goals:
 - Onboard health monitoring and prognostics
 - Digital twin/RUL estimates tied to individual vehicles.
- Solution:
 - Smart gate driver to measure aging and define dynamic safe operating area
 - This real time health monitoring feature may eliminate unforeseen system downtime/repairs, thus reducing operation and maintenance costs.



Junction-to-coolant thermal degradation



Thank You

This work was authored by the National Renewable Energy Laboratory, operated by Alliance for Sustainable Energy, LLC, for the U.S. Department of Energy (DOE) under Contract No. DE-AC36-08GO28308. Funding provided by the U.S. Department of Energy Office of Energy Efficiency and Renewable Vehicle Technologies Office and the Advanced Research Projects Agency–Energy. The views expressed in the article do not necessarily represent the views of the DOE or the U.S. Government. The U.S. Government retains and the publisher, by accepting the article for publication, acknowledges that the U.S. Government retains a nonexclusive, paid-up, irrevocable, worldwide license to publish or reproduce the published form of this work, or allow others to do so, for U.S. Government purposes.

NREL/PR-5400-85209