

### Stability and Fidelity of Power-Hardware-in-the-Loop Using NREL's CGI

Przemyslaw Koralewicz Nov. 10, 2022

6th Annual International Workshop on Grid Simulator Testing of Energy Systems and Wind Turbine Power Trains and Other Renewable Technologies

## Controllable Grid Interface (CGI) Control Diagram



### G(s) – Voltage Path Transfer Function



## H(s) – Current Path

Option 1 (past)

- Decoupled pos/neg sequence measurements
- Independent delay compensation of pos/neg sequence
- 2<sup>nd</sup>-order filter
- Prone to instabilities due to transformer saturation.



Option 2 (recent)

- 1<sup>st</sup>- or 2<sup>nd</sup>-order filter
- Delay compensation of positive sequence only
- Much higher bandwidth with proper stability design.



### PHIL/Virtual Impedance – R-R Divider





175

170 165

160

-150

-100



At 60 Hz – perfect matching of magnitude and phase

- Delay compensated
- Steady state: PQ<sub>G</sub> = PQ<sub>L</sub>













### PHIL Bandwidth Definition

- BW<sub>10deg</sub> and BW<sub>45deg</sub> do not take magnitude error into consideration
- Relative impedance error:

$$\operatorname{Err}_{Z}(s) = \frac{\left(Z_{phil}(s) - Z_{G}(s)\right)^{2}}{Z_{G}(s)^{2}}$$

 $BW_{5\%} = 65.9 \text{ Hz} \approx BW_{10 \text{deg}}$  $BW_{50\%} = 223.2 \text{ Hz} \approx BW_{45 \text{deg}}$ 







50

F[Hz]

100

200





### **Signal Dynamics**

### 60 to 59 Hz frequency step e.g.:

- Fault Ride-Through
- Load-gen balancing
- Inertia studies







- V-Q droops slow support by Inverter Based Generation
- Soft black start



10 ms voltage ramps (sub-cycle) e.g.:

- Generators exciter control interactions
- Faster voltage control



#### 0 ms - V step

#### e.g.:

- Fault near DUT terminals
- Breaker opening/closing







### PHIL/Virtual Impedance – R-R Divider SCR = 1, Fc = 300 Hz



### What Is Wrong With Bandwidth Definition?

 $BW_{50\%}$  does not give very good picture of what transient disturbance will look like.

Below – various bandwidth – same transient response.

Filter tuned to achieve same phase margin. SCR = 1  $BW_{50\%}$  = 211 Hz SCR = 0.5  $BW_{50\%}$  = 123 Hz SCR = 0.2  $BW_{50\%}$  = 37 Hz





### Mitigation of Transient Spikes

- Ramp rate limitation on perturbation signal
- Move H(s) filter onto voltage path

PHIL Interface

H(s)



F20 - Loadbank

PQ\_RTDS3a





RTDS (25us)

USIM ISIM

CGI

 $Z_G(s)$ 

### Maui – SAPPHIRE – PHIL







Dynamics of Maui model:

- Above 100 Hz dominated by input transformer
- Inertia, frequency, and voltage droops information is carried in narrow bandwidth of ~20 Hz
- PHIL high frequency stability can be designed just by knowing input transformer impedance, and it is fixed for all cases.

Simulation bandwidth  $BW_{50\%}$  = 137 Hz





### Oscillation at 22 Hz

By comparing  $Z_G(s)$  and  $Z_L(s)$ : At nominal scaling of 30 MW, the plant is stable. Oscillation mode at 22.2 Hz is expected with no PHIL with 3 dB of damping.

In PHIL we measured 20.4 Hz damped oscillation.

Also, the prediction is that if plant was scaled to 50 MVA, the system will become unstable.



Ideal Nyquist plot – no impact of PHIL interface



### Oscillation at 135 Hz

Oscillation mode 1: Aggressive voltage droop

- Inverter based resource operates with aggressive voltage droop – no issue on strong grid
- Ideal stability analysis shows that system will be stable when scaled to 20 MW
- Ideal stability analysis shows that system will be unstable when scaled to 25 MW, and oscillation frequency can be determined from eigenvalue analysis at 135.7 Hz (60 + 75.7).
- When running PHIL and scaling it up from 20 MW to 25 MW, the system went unstable. Fast Fourier Transformation analysis of data show 116 Hz instability.



0.5

Nyquist  $\lambda_{i}$ 

### Instability at 660 Hz

10 5

200

100

-200

- Example of PHIL induced instability at high frequency. .
- Filter was designed to be stable using inverter impedance • scans – while modulating.
- As soon as inverter stopped modulating its impedance • changed to LCL (Inductive-Capacitive-Inductive) filter only, and this was not stable, resulting in 660 Hz oscillation.
- Lesson learned PHIL stability has to be designed for all ٠ possible cases, particularly when inverter is not modulating.





### Conclusions

- Many PHIL cases are viable, even with considerable delay if properly managed.
- Good understanding of dynamics of PHIL interface is a key to unlocking higher-bandwidth PHIL simulations.
- Bandwidth quantification is proposed using BW<sub>5%</sub> and BW<sub>50%</sub> measures.

# Thank You

#### www.nrel.gov

NREL/PR-5000-84727

This work was authored by the National Renewable Energy Laboratory, operated by Alliance for Sustainable Energy, LLC, for the U.S. Department of Energy (DOE) under Contract No. DE-AC36-08GO28308. Funding provided by U.S. Department of Energy Office of Energy Efficiency and Renewable Energy Wind Energy Technologies Office. The views expressed in the article do not necessarily represent the views of the DOE or the U.S. Government. The U.S. Government retains and the publisher, by accepting the article for publication, acknowledges that the U.S. Government retains a nonexclusive, paid-up, irrevocable, worldwide license to publish or reproduce the published form of this work, or allow others to do so, for U.S. Government purposes.



Przemyslaw Koralewicz, 5/9/2023