Advanced Power Electronics Designs – Reliability and Prognostics
(Keystone Project 1)

PI: Douglas DeVoto
National Renewable Energy Laboratory
June 2, 2020

DOE Vehicle Technologies Program
2020 Annual Merit Review and Peer Evaluation Meeting

ELT218

This presentation does not contain any proprietary, confidential, or otherwise restricted information.
Overview

Timeline
• Project start date: FY 2019
• Project end date: FY 2023
• Percent complete: 30%

Budget
• Total project funding: $350K
  o DOE share: $350K
• Funding for FY 2019: $175K
• Funding for FY 2020: $175K

Barriers
• Barriers addressed
  o Cost
  o Performance
  o Reliability and Lifetime

Partners
• Interactions/collaborations
  o Oak Ridge National Laboratory (ORNL)
  o Indiana Integrated Circuits (IIC)
  o DuPont
• Project lead
  o National Renewable Energy Laboratory (NREL)
Relevance

• Wide bandgap (WBG) packaging designs must thermally allow for:
  o Higher operating temperatures
  o Higher heat fluxes/power densities
  o Hot spots

• Coefficient of thermal expansion (CTE) mismatch between layers of the module will impose stresses that can initiate and propagate defects:
  o Attach layer fatigue
  o Interconnect fatigue

• New package designs must address thermal and reliability concerns and be evaluated under accelerated conditions that approximate real-world conditions
<table>
<thead>
<tr>
<th>Date/Status</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>December 2019</td>
<td>Milestone&lt;br&gt;• Evaluate thermal performance of organic direct-bond copper (ODBC) substrates</td>
</tr>
<tr>
<td>(complete)</td>
<td></td>
</tr>
<tr>
<td>March 2020</td>
<td>Go/No-Go&lt;br&gt;• Receive first round of quilt-packaged devices from IIC</td>
</tr>
<tr>
<td>(complete)</td>
<td></td>
</tr>
<tr>
<td>September 2020</td>
<td>Milestone&lt;br&gt;• Characterize devices/packages under thermal aging, thermal cycling, and vibration conditions and monitor component health through electrical precursor measurements</td>
</tr>
<tr>
<td>(in progress)</td>
<td></td>
</tr>
<tr>
<td>September 2020</td>
<td>Milestone&lt;br&gt;• Prepare report on research results</td>
</tr>
<tr>
<td>(in progress)</td>
<td></td>
</tr>
</tbody>
</table>
Approach

• New package designs must address thermal and reliability concerns and be evaluated under accelerated conditions that approximate real-world conditions

• NREL is closely working with ORNL and industry partners to evaluate new packaging materials and manufacturing techniques for WBG-based traction inverters
  o IIC: Quilt packaging via a chip-to-chip edge interconnect technology
  o DuPont: ODBC substrate as a replacement of ceramic substrates
Approach

- Alternative interconnect designs are required as devices are reduced in size and spacing between devices is minimized.
- **Traditional wire interconnects or etched substrates for topside electrical connections will be replaced with direct chip-to-chip connection.**
- Devices are joined with quilt packaging, eliminating the need for wire bonds or other external electrical connection technology:
  - Experimental samples have been designed in collaboration with IIC and ORNL.
  - Reliability evaluation will be completed at NREL.
Approach

• **Alternative electrically insulated substrate designs are required to enable reliable packages that operate with higher power densities and higher temperatures**

• **Traditional substrate technologies**
  
  o **Direct-bond copper (DBC)**
    
    — Oxidation of copper (Cu) foils during bonding lowers melt temperature from 1,083°C to 1,065°C
    
    — Maximum metallization thickness of 1 mm
    
    — Must have metallization layers on both sides of the ceramic
    
    — Examples include aluminum oxide (Al$_2$O$_3$), aluminum nitride (AlN), and zirconia (ZrO$_2$)-doped high-performance substrates (HPS)
  
  o **Active metal bonding (AMB)**
    
    — Brazing process with silver-copper (Ag-Cu) alloy between Cu and ceramic at 850°C in vacuum
    
    — Requires more processing steps and is more expensive than DBC
    
    — Silicon nitride (Si$_3$N$_4$) substrate is an example

• **ODBC**

  o A polyimide dielectric is bonded with metal through elevated temperature and pressure
  
  o No limitations in metal material or metallization thickness
### Approach

<table>
<thead>
<tr>
<th>Insulator</th>
<th>Thickness (µm)</th>
<th>Dielectric Strength (kV/mm)</th>
<th>Dielectric Strength (kV)</th>
<th>Thermal Conductivity (W/[m·K])</th>
<th>Thermal Resistance (mm²K/W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Al₂O₃</td>
<td>380</td>
<td>17</td>
<td>6.5</td>
<td>24</td>
<td>16</td>
</tr>
<tr>
<td>AlN</td>
<td>380</td>
<td>16</td>
<td>6.1</td>
<td>180</td>
<td>2</td>
</tr>
<tr>
<td>Si₃N₄</td>
<td>320</td>
<td>15</td>
<td>4.8</td>
<td>90</td>
<td>4</td>
</tr>
<tr>
<td>Kapton</td>
<td>25</td>
<td>154</td>
<td>3.9</td>
<td>0.2</td>
<td>125</td>
</tr>
<tr>
<td>Temprion</td>
<td>25</td>
<td>164</td>
<td>4.1</td>
<td>0.7</td>
<td>36</td>
</tr>
</tbody>
</table>
Technical Accomplishments and Progress

- Completed thermal parametric analysis of quilt package devices mounted onto ODBC substrates
  - Device spacing: 0.01–4 mm
  - ODBC layers: single and double layers
  - ODBC thickness: 25 μm and 35 μm
  - Metallization thickness: 0.1–4 mm
  - Heat transfer coefficient: 1,000–30,000 W/(m²·K) at 65°C

<table>
<thead>
<tr>
<th>Layer</th>
<th>Material</th>
<th>Thickness (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Devices</td>
<td>SiC</td>
<td>0.18</td>
</tr>
<tr>
<td>Die-Attach</td>
<td>SAC 305</td>
<td>0.1</td>
</tr>
<tr>
<td>Metallization Layers</td>
<td>Cu</td>
<td>0.1–4</td>
</tr>
<tr>
<td>Insulation Layers</td>
<td>ODBC</td>
<td>0.025</td>
</tr>
</tbody>
</table>
Technical Accomplishments and Progress

- Substrate designs can maintain device temperatures under 160°C
  - Top metallization layer must be approximately 1–1.5 mm thick in order to manage device temperatures
  - Bottom metallization layer thickness is less critical

Device temperatures for single-layer, 25-μm ODBC with 0.01-mm device spacing (left) and 4-mm device spacing (right)
Technical Accomplishments and Progress

- Substrate designs can maintain device temperatures under 160°C
  - Top metallization layer must be approximately 1–1.5 mm thick in order to manage device temperatures
  - Middle and bottom metallization layer thicknesses are less critical

Device temperatures for double-layer, 25-μm ODBC with 0.01-mm device spacing (left) and 4-mm device spacing (right)
Technical Accomplishments and Progress

- Substrate designs can maintain device temperatures under 160°C
  - Top metallization layer must be approximately 1–1.5 mm thick in order to manage device temperatures
  - Middle and bottom metallization layer thicknesses are less critical

Device temperatures for double-layer, 35-μm ODBC with 0.01-mm device spacing (left) and 4-mm device spacing (right)
Technical Accomplishments and Progress

• Thermomechanical analysis of device-attach solder layer was completed
  o Top metallization thickness was varied from 0.1 to 4 mm
  o Sample package thermally cycled between −40°C and 150°C
  o Strain energy density values were calculated within the solder layer
  o Modeling results indicate that strain energy density values do not significantly increase with top metallization thickness
Technical Accomplishments and Progress

- First round of quilt-packaged devices have been delivered by IIC
  - Devices were mounted to DuPont ODBC substrates
  - Assemblies vary in nodule shape, length, and width
  - Scanning electron microscope (SEM) images show quality soldering at interface

<table>
<thead>
<tr>
<th>Assembly No.</th>
<th>Nodule Shape</th>
<th>Nodule Length</th>
<th>Nodule Width</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Triangle</td>
<td>30 µm</td>
<td>100 µm</td>
</tr>
<tr>
<td>2</td>
<td>Rectangle</td>
<td>30 µm</td>
<td>300 µm</td>
</tr>
<tr>
<td>3</td>
<td>Triangle</td>
<td>30 µm</td>
<td>700 µm</td>
</tr>
<tr>
<td>4</td>
<td>Triangle</td>
<td>70 µm</td>
<td>300 µm</td>
</tr>
<tr>
<td>5</td>
<td>Triangle</td>
<td>70 µm</td>
<td>300 µm</td>
</tr>
<tr>
<td>6</td>
<td>Rectangle</td>
<td>30 µm</td>
<td>100 µm</td>
</tr>
<tr>
<td>7</td>
<td>Rectangle</td>
<td>30 µm</td>
<td>700 µm</td>
</tr>
<tr>
<td>8</td>
<td>Triangle</td>
<td>30 µm</td>
<td>300 µm</td>
</tr>
<tr>
<td>9</td>
<td>Triangle</td>
<td>70 µm</td>
<td>700 µm</td>
</tr>
<tr>
<td>10</td>
<td>Triangle</td>
<td>70 µm</td>
<td>300 µm</td>
</tr>
<tr>
<td>11</td>
<td>Rectangle</td>
<td>70 µm</td>
<td>100 µm</td>
</tr>
<tr>
<td>12</td>
<td>Rectangle</td>
<td>30 µm</td>
<td>100 µm</td>
</tr>
</tbody>
</table>

Image Credits: IIC
Technical Accomplishments and Progress

- Samples will be characterized under accelerated thermal and vibration conditions
  - Sinusoidal Vibration: 20 to 1,000-Hz sweep, 5-g acceleration, 2-hours duration (IEC 60068-2-6)
  - Mechanical Shock: half-sine pulse, 30-g acceleration, 18-ms duration, repeating 3 times (IEC 60068-2-27)
  - Thermal Cycling: −40°C to 150°C, 10°C/min ramp rate, 15-min soak, 1,000 cycles (JESD22-A104D)
The reviewer stated that the approach seems promising. However, more and various aggressive temperature conditions should be examined, and an economically optimized and reliable approach with proper size should be investigated further, rather than limited environmental conditions.

Expanding environmental evaluations will be critical for an accurate evaluation of quilt packages and ODBC substrates.

The reviewer said the quilting approach is interesting, but from the slides it appears the technology is overlooking dual-sided cooled quilted power devices. The reviewer asked if quilting can be accomplished with a double-sided cooled power device. The results from the thermal aging, thermal shock, and power cycle look encouraging. Perhaps the project team could add bias humidity and operation life to the testing. The reviewer asked if the team can also quantify the number of interconnects between quilted die that are possible, and if the die need to be the same size and/or thickness to be quilted.

The reviewer raises several valid points. Design modifications should allow for dual-sided cooled packages, but this is outside the scope of the present work. If sufficient yield of samples are reached in FY 2020, bias humidity evaluation will be included.

*Any proposed future work is subject to change based on funding levels.*
Collaboration and Coordination

- ORNL
  - Laboratory partner for design and assembly of power electronics modules
- IIC
  - Industry partner for quilt packaging technology
- DuPont
  - Industry partner for ODBC technology
Remaining Challenges and Barriers

• Thermal and reliability concerns of new electrical connect technology must be experimentally evaluated
  o Thermal modeling has been completed to determine impact of positioning devices more closely to each other
  o Experimental characterization will evaluate nodule reliability under power, thermal, and vibration conditions
• New substrate technologies may be susceptible to unforeseen failure mechanisms
  o Past reliability evaluation of ODBC substrates has been promising, but full module assembly and evaluation in collaboration with ORNL is needed
Proposed Future Research

• FY 2020
  o Evaluate devices/packages under thermal and vibration conditions
  o Evaluate thermomechanical behavior of quilt packaging geometry

• FY 2021
  o Evaluate thermal and reliability performance of assembled half-bridge module in collaboration with ORNL, IIC, and DuPont

*Any proposed future work is subject to change based on funding levels.
Summary

Relevance
• New package designs must address thermal and reliability concerns and be evaluated under accelerated conditions that approximate real-world conditions

Approach
• Collaborate with ORNL and industry partners to evaluate new packaging materials and manufacturing techniques for WBG-based traction inverters

Technical Accomplishments
• Completed thermal and thermomechanical modeling of devices connected by quilt packaging and mounted to ODBC substrates
• First round of quilt-packaged devices have been delivered by IIC

 Collaborations
• ORNL
• IIC
• DuPont
Acknowledgments
Susan Rogers, U.S. Department of Energy

NREL EDT Task Leader
Sreekant Narumanchi
Sreekant.Narumanchi@nrel.gov
Phone: (303)-275-4062

Team Members
NREL: Joshua Major, Paul Paret
ORNL: Emre Gurpinar
IIC: Jason Kulick, Jackson Lu, Edit Varga
DuPont: Tim Scott, Rajesh Tripathi
Flex Power Control: Greg Smith

For more information, contact
Principal Investigator:
Douglas DeVoto
douglas.devoto@nrel.gov
Phone: (303)-275-4256

Thank You

www.nrel.gov
NREL/PR-5400-76667

This work was authored, in part, by the National Renewable Energy Laboratory, operated by Alliance for Sustainable Energy, LLC, for the U.S. Department of Energy (DOE) under Contract No. DE-AC36-08GO28308. Funding provided by U.S. Department of Energy Office of Energy Efficiency and Renewable Energy Vehicle Technologies Office. The views expressed in the article do not necessarily represent the views of the DOE or the U.S. Government. The U.S. Government retains and the publisher, by accepting the article for publication, acknowledges that the U.S. Government retains a nonexclusive, paid-up, irrevocable, worldwide license to publish or reproduce the published form of this work, or allow others to do so, for U.S. Government purposes.