Levelized-Cost-of-Electricity-Driven Design Optimization for Medium-Voltage Transformerless Photovoltaic Converters

Preprint

Gab-Su Seo,¹ Satyaki Mukherjee,² Jinia Roy,¹ Kyle Goodrick,² Rahul Mallik,³ Branko Majmunovic,² Soham Dutta,³ Dragan Maksimovic,² and Brian Johnson³

¹ National Renewable Energy Laboratory
² University of Colorado, Boulder
³ University of Washington

Presented at the 2019 IEEE Energy Conversion Congress and Exposition (IEEE ECCE)
Baltimore, Maryland
September 29–October 3, 2019

NREL is a national laboratory of the U.S. Department of Energy
Office of Energy Efficiency & Renewable Energy
Operated by the Alliance for Sustainable Energy, LLC

This report is available at no cost from the National Renewable Energy Laboratory (NREL) at www.nrel.gov/publications.

Contract No. DE-AC36-08GO28308
Levelized-Cost-of-Electricity-Driven Design Optimization for Medium-Voltage Transformerless Photovoltaic Converters

Preprint

Gab-Su Seo,1 Satyaki Mukherjee,2 Jinia Roy,1 Kyle Goodrick,2 Rahul Mallik,3 Branko Majmunovic,2 Soham Dutta,3 Dragan Maksimovic,2 and Brian Johnson3

1 National Renewable Energy Laboratory
2 University of Colorado, Boulder
3 University of Washington

Suggested Citation

© 2019 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
Abstract—Design approaches for power electronics are typically focused on efficiency and power density; however, these strategies do not guarantee cost optimality in any well-defined sense. To overcome this shortcoming, we propose a design framework that yields circuit parameters that minimize the levelized cost of electricity (LCOE) of a generation system. LCOE serves as a meaningful metric since it captures total lifetime costs—including hardware, balance of system, and maintenance costs—and includes the impacts of power conversion efficiency and revenue from harvested energy. To obtain a tractable design problem, we formulate an approximate LCOE improvement model that quantifies the changes in LCOE resulting from a candidate converter design. We apply this framework to a multilevel cascaded topology for low-voltage dc to medium-voltage ac conversion without line-frequency transformers. We apply our approach on a 200-kW commercial-scale system, and the solution yields a design with 15 cascaded stages, 98.89% efficiency, and an LCOE reduction of 3.6%.

Index Terms—levelized cost of electricity, design optimization, multilevel converter

I. INTRODUCTION

Levelized cost of electricity (LCOE) is a measure to evaluate the net value of a generation system by quantifying the average cost of electricity throughout its lifetime. Since it is expressed in units of energy cost, e.g., $/kWh, it enables a comparison of new technologies to state-of-the-art methods used by industry. In addition, LCOE enables comparison of systems across disparate power levels and different types of generation, such as solar and wind. Due to its versatility, LCOE is widely considered as a factor that can be used for the evaluation of a new system [1]. For instance, the U.S. Department of Energy (DOE) has been using LCOE to track cost reductions to achieve its target of $3/kWh, $4/kWh, and $5/kWh by 2030 for utility-scale, commercial-scale, and residential-scale PV systems, respectively [2]. Annual LCOE estimates for state-of-the-art practices are benchmarked in [3].

The merit of a given converter design is typically evaluated by a few performance factors. Since efficiency is directly related to energy harvest, it is the most common evaluation criteria [4], [5]. However, efficiency only captures one aspect of the design and might not give insights on how a technology might be commercialized (e.g., cost-effectiveness or reliability). Therefore, it is imperative that systems are evaluated with a comprehensive measure that would most impact the potential for commercialization.

Recently, a new energy-conversion architecture for PV power plants was proposed in [6]. It enables direct low-voltage dc to medium-voltage ac (MVAC) power conversion with cascaded ac-side outputs of string-level inverters. This approach yields a modular system comprised of blocks with decentralized controls and converter circuitry ($C^2$ blocks), as shown in Fig. 1. The aim of this new concept is to design a system that not only improves efficiency, but also reduces costs by eliminating the low-frequency step-up transformer typically seen in utility and commercial systems to step up and interface inverter’s low-voltage ac output to MVAC grid.

Although [6] introduces the $C^2$-based topology and its controls, it is not yet certain how this new configuration impacts LCOE in comparison to existing designs. To address the gap, this paper proposes an LCOE-oriented approach to optimize the converter design and evaluate its value compared to industry practices. Using the LCOE improvement model developed in this paper, we derive the system-level features (e.g., number of cascaded $C^2$ blocks) as well as the converter-level circuit parameters (e.g., device ratings, characteristics of semiconductor, and passive components) which minimize LCOE. Section II presents the LCOE improvement model approach, and Section III discusses the loss and cost model.
development. Section IV provides details on the LCOE optimization approach. An optimization example for a 200 kW PV system is shown and Section V gives concluding statements.

II. LCOE IMPROVEMENT MODEL

Since the LCOE considers lifetime energy cost of a generation system, it is defined as

\[
LCOE = \frac{C_{\text{life}}}{E_{\text{life}}}
\]

where \(C_{\text{life}}\) is the lifetime cost spent and \(E_{\text{life}}\) is the lifetime energy yield from a power generation system. LCOE for a PV system can be expressed in the form

\[
LCOE = \frac{C_0 + \sum_{t=1}^{T} \frac{C_t}{(1+i)^t}}{8760 \cdot P_{\text{rated}} \cdot \gamma \cdot \left( \sum_{t=1}^{T} (1-\delta)^t \right)^{-1}}
\]

where \(t\) is time in years, \(T\) is the lifetime of the PV system in years, \(C_0\) is the initial investment cost, \(C_t\) is cost incurred at year \(t\), \(i\) is the interest rate per period, \(\delta\) is the PV module degradation factor, e.g., 0.8%/year [7], \(P_{\text{rated}}\) is the power plant capacity in watt, and \(\gamma = c_t \cdot \eta_{PC}\) is the scaling factor, which is the ratio of actual electricity output over a year to the maximum possible output. \(c_t\), capacity factor of a system, depends on geographical location (irradiance and temperature profile) and, in general, ranges from 0.1 to 0.4 [8]. \(\eta_{PC}\) is to represent power conversion efficiency from PV output to AC transmission to detail the inverter performance.

While (2) incorporates several factors which impact cost and energy harvest, it is not straightforward to identify the improvement that a candidate new converter design can achieve compared to an existing baseline design. Towards that end, we denote the LCOE of a baseline state-of-the-art technology as

\[
LCOE_{\text{Baseline}} = \frac{\bar{C}_{\text{life}}}{\bar{E}_{\text{life}}} = \frac{C_0 + \sum_{t=1}^{T} \frac{C_t}{(1+i)^t}}{8760 \cdot P_{\text{rated}} \cdot \bar{\gamma} \cdot \left( \sum_{t=1}^{T} (1-\delta)^t \right)^{-1}}.
\]

Using (3), the LCOE of a newly proposed system is written in the form

\[
LCOE_{\text{New}} = \frac{(\bar{C}_0 - \Delta C_0) + \sum_{t=1}^{T} \frac{C_t}{(1+i)^t}}{8760 \cdot P_{\text{rated}} (\bar{\gamma} + \Delta \gamma) \left( \sum_{t=1}^{T} (1-\delta)^t \right)^{-1}}
\]

where \(\Delta C_0\) and \(\Delta \gamma\) are cost and efficiency improvement, respectively, of the proposed design. After neglecting second order terms, (4) can be approximated as the sum of two factors

\[
LCOE_{\text{New}} \approx \frac{\Delta C_0}{\bar{E}_{\text{life}} LCOE_{\text{Baseline}}} - \frac{\Delta \gamma}{\gamma LCOE_{\text{Baseline}}}.
\]

Finally, we define the LCOE improvement factor as

\[
\frac{\Delta LCOE}{LCOE_{\text{Baseline}}} \approx \frac{\Delta C_0}{\bar{E}_{\text{life}} LCOE_{\text{Baseline}}} + \frac{\Delta \gamma}{\gamma LCOE_{\text{Baseline}}}.
\]

III. MODEL DEVELOPMENT FOR LCOE ANALYSIS

This section discusses the loss and cost model development of the medium-voltage transformerless PV system reported in [6] to analyze its potential improvement compared to a benchmark technology. To extract the parameters for the baseline, benchmark data annually published by the National Renewable Energy Laboratory is used [3].

A. Medium-Voltage PV System Using \(C^2\) Building Blocks

The new topology under consideration in Fig. 2 has a quadruple-active-bridge (QAB) operated as a dc transformer (DCX); local dc-link controllers regulate dc-link voltages at \(n \cdot v_{kPV}\), where \(n\) is the transformer turns ratio and \(v_{kPV}\) is the PV input voltage of the \(k\text{th}\) block. On the output side, three single-phase inverters interface to grid with multiple \(C^2\) blocks connected in series across the grid. To obtain a model for converter costs and losses, we must first outline the operational and physical characteristics of the circuit in Fig. 2.

The QAB can take the form of three dual-active-bridges (DABs) operated as three DCXs to regulate the three dc link voltages at \(n \cdot v_{kPV}\); each dc-link controller regulates its dc link voltage independently by phase-shift modulation while primary-side pulse width modulation (PWM) is fixed. The DCX approach restricts operation to regimes where efficiency
This report is available at no cost from the National Renewable Energy Laboratory (NREL) at www.nrel.gov/publications.

is maximum [10]. Each set of three single-phase inverters on the output ac-side are controlled to conduct maximum power point tracking (MPPT) and ensure voltage balancing between series modules via droop control (see details in [6]). The stacked modules are interleaved to produce $2N + 1$ voltage levels ($N$ is the number of series blocks) to minimize output filtering requirements in decentralized fashion [11]. Since the pulsating double frequency ($2ω_{grid}$) power processed by each DAB sums to a constant dc value on the PV input side, i.e., $n \cdot (i_{d,k}^{dc} + i_{b,k}^{dc} + i_{c,k}^{dc}) = i_k^{pv}$ in balanced system, this architecture does not require large decoupling capacitors (unlike MMCs and other approaches which require sizable decoupling capacitors [12]). Since multilevel operation reduces the ac-side filter size, we assume that the loss and cost of the output filters are negligible. Now we proceed to the loss and cost models which underpin the LCOE optimization framework. All loss and cost models are designed to be scalable by optimization method to derive optimal design values.

B. Loss Models

With the assumption that the majority of loss occurs in power conversion stages, switch device loss and magnetic loss of inductor and transformer are the major loss factors for the $C^2$ blocks.

1) Switch Loss: Switch loss consists of conduction and switching loss. Switch conduction loss can be formulated as

$$P_{loss,SW,cond} = 4 \cdot i_{rms, pri}^2 R_{ds, pri} + 3 \cdot 4 \cdot i_{rms, sec}^2 R_{ds, sec} + 3 \cdot 4 \cdot i_{rms, inv}^2 R_{ds, inv} \quad (7)$$

where $i_{rms, pri}$, $i_{rms, sec}$, $i_{rms, inv}$, $R_{ds, pri}$, $R_{ds, sec}$, and $R_{ds, inv}$ are switch rms currents and on-resistances on the DAB primary and secondary sides and inverter side, respectively. Since the primary side of QAB delivers dc current without line frequency component, the primary-side current can be approximated as

$$i_{rms, pri} \approx \frac{i_k^{pv}}{1 - \frac{\phi_{max}}{\pi}} \left(1 - \frac{1}{\pi} \phi_{max} \right). \quad (8)$$

where $\phi_{max}$ is the maximum phase shift for the rated power. The secondary-side switch rms current can be also derived similarly considering the sinusoidal output current as

$$i_{rms, sec} \approx \frac{\phi_{max}}{2\pi \cdot f_{s, DAB} \cdot L} \left(1 - \frac{4\phi_{max}}{9\pi^2} \right). \quad (9)$$

where $f_{s, DAB}$ is the switching frequency of QAB and $L$ is the leakage inductance of the transformer on secondary side designed to match with $\phi_{max}$ at rated power. The rms current for inverter stage can be also derived considering the inverter modulation [13].

Switching loss of the devices are modeled under soft-switching conditions. With a given deadtime, the operating points which give zero voltage switching (ZVS) for the DABs and the three single-phase inverters can be derived. For simplicity, this paper considers mild-ZVS (partially discharged parasitic capacitance) as hard-switching. Which leads conservative estimation of efficiency. The switching loss of the primary side switches can be modeled by identifying $i_{ZVS, min}$ which is minimum current needed to fully discharge/charge parasitic capacitance with given deadtime. Since primary side of the QAB carries dc current, switching loss is estimated as either 0 for ZVS case or $2 \cdot C_{rms, pri} i_{a,k}^2$ for hard-switching case.

Fig. 2. $C^2$ Building block diagram and its control [6].
The ZVS condition of secondary side switches can be found considering the sinusoidal output current as

\[ P_{sw,sec} = 2 \cdot C_{oss,sec} v_{a,k}^2 f_{s,DAB} \cos^{-1} \left( 1 - \frac{\langle i_{DAB,min} \rangle}{(V_{BB} - 0.5) v_{a,k}} \right) \]

(10)

where \( \langle i_{DAB,min} \rangle \) is the minimum average current value to achieve ZVS on secondary side. The switching loss of inverter switches can be also modeled by considering modulation method [13].

To obtain a scalable model that is written in terms of independent design variables (i.e., ratings), we use figure of merit (FOM) data for silicon carbide (SiC) devices to derive the on-resistance \( R_{ds} \) and drain-source capacitance \( C_{oss} \) given a breakdown voltage, \( V_{BB} \). This paper uses commercial SiC switch device data from Cree Wolfspeed. Based on the data of the commercial devices, the relationship of the two device parameters are equated as

\[ k_{FOM}(V_{BB}) = R_{ds} \cdot C_{oss}. \]

(11)

Thus, the product of the two parameters remain constant, scalable with different on-resistance given a breakdown voltage. The on-resistance per unit area is proportional to \( V_{BB}^\kappa \) as

\[ R_{ds,unit} = k_{semi,tes} \cdot V_{BB}^\kappa. \]

(12)

\( \kappa \) depends on the semiconductor process and, in general, ranges from 2 to 3 [14] which implies the benefit of multilevel topologies.

2) *Magnetic Loss*: In general, magnetic loss factors of the DAB transformer and leakage inductor are represented by core and winding loss. Core loss is characterized by the iGSE method [15] to generate an accurate estimation for non-sinusoidal voltage excitations. The core loss can be estimated as

\[ P_{core} = \frac{1}{T_s} \int_0^{T_s} K_{fe} \left( \frac{B(t)}{2\beta-\alpha} \right)^2 \int_0^{2\pi} \left| \frac{2^{\beta-\alpha}}{2^{\beta-\alpha} - \alpha} \right| dB(t) \left| \frac{dB(t)}{dt} \right| ^{\alpha} dt \]

(13)

where \( K_{fe}, \beta, \) and \( \alpha \) are extracted from the datasheet. A PLECS simulation is integrated into the optimization platform to provide the total flux linkage fed to the model to generate the flux density profile, \( B(t) \). Here we consider planar magnetics with PCB trace windings. Given a core geometry, we produce the following scalable conduction loss model that incorporates dc resistance, skin effect, and proximity effect. Using Dowell’s equation to solve for conduction loss in a particular layer [16]:

\[ P_{layer} = \frac{R_{dc} \phi}{(N/m)^2} \left( (f_h + f_0) \left( \frac{\sin(2\phi) + \sin(2\phi)}{\cos(2\phi) - \cos(2\phi)} \right) 
\right.

\[ - \left( 4 \left( \frac{\sin(\phi) \cos(\phi) + \cosh(\phi) \sin(\phi) \sin(\phi)}{\cosh(2\phi) - \cos(2\phi)} \right) f_h f_0 \right) \]

(14)

where \( R_{dc} = \frac{\rho_{MLT}}{t_{cu} l_{mlt}^2}, N/m \) is turns per layer (\( N \): total turns, \( m \): number of layers on primary or secondary), \( MLT = 2L + \pi \frac{t_{cu} l_{mlt}}{2} \) is mean length per turn, \( t_{cu} \) and \( t_{mlt} \) are copper thickness and width (refer Fig. 3 for graphical explanation), and \( \varphi = t_{cu}/t \) with \( t = (\rho/(\pi \mu_0 f_{DAB}))^{0.5} \) for skin effect. \( f_h = f_0 + nI \), where \( I \) is the harmonic currents; \( f_h \) and \( f_0 \) are recursively calculated to represent the impact of current harmonics. With a given volume, the model results in optimal PCB copper thickness, number of layers, and winding turns. This paper uses the material of TDK ELP series core and N87 material for analysis. Using this model, core and winding loss are scaled by volume and voltage/current parameters which are varied by the solver. ANSYS Maxwell, a finite element analysis (FEA) software package, was used to validate model accuracy.

3) *Cost Model*: While the scalable loss model is relatively straightforward considering loss mechanism, reliable cost model development is challenging due to a variety of factors that may affect its reliability, e.g., inconsistent market prices and installation labor costs. To address the challenges, this study employs a comparative cost approach which quantifies relative improvements. Regarding the inverter cost model, this allows us to neglect components, such as enclosures and auxiliary circuitry, which are similar between the C2 architecture and baseline state-of-the-art approaches. Hence, we confine analysis to key components which are distinct [17]. This assumption simplifies the cost model of the architecture and allows us to focus on semiconductor and magnetic component cost models and their associated impacts on relative cost improvements.

Market data are used to generate the scalable cost models for semiconductors and magnetic devices. Using the scalable models, one can estimate the cost for arbitrary switch and
magnetic devices. To build the switch cost model, cost data of CREE Wolfspeed SiC devices ranging from 900 V to 1700 V are extracted. This modeling effort is to capture cost changes with different on-resistances and breakdown voltages. It is intuitive to expect that the switch cost will be proportional to semiconductor die area, and referring to the earlier discussion and (12), it can be expressed as

$$C_{semi} = k_{semi,cost} \cdot \frac{V_{BV}}{R_{ds}}.$$  

Fig. 4 compares semiconductor cost model and market data. The scalable cost model reasonably traces the market cost trends while it shows errors that may result from device availability and popularity of specific voltage and current capacity variations.

Magnetic core cost model is built from the core volume and market data that leads a volume-scaled model. Since the purpose of the modeling is to capture cost trend of the magnetic devices with different core volume, it is assumed that the core volume can be fully scaled given a aspect ratio, and TDK ELP 102 core is set as baseline for the optimization; $k_{\text{core}}$ serves as a scaling factor.

### IV. LCOE OPTIMIZATION

#### A. Optimization Framework

Based on the loss and cost models built in Section III, the LCOE improvement model to solve the optimization problem is developed. To complete the comparison model in (6), the LCOE benchmark data [3] is used to compute $\Delta C_0$ and $\Delta \gamma$. Incorporating the data and cost models yields

$$\Delta C_0 = \Delta C_{0,\text{trans}} + \Delta C_{0,\text{semi}}$$

$$= (C_{\text{trans,bench}} - C_{\text{trans,C^2}}) + (C_{\text{semi,bench}} - C_{\text{semi,C^2}}).$$  

where $\Delta C_{0,\text{trans}}$ is the cost improvement by employing high frequency magnetics instead of low frequency transformers, and $\Delta C_{0,\text{semi}}$ is the improvement in semiconductor cost from baseline. Both improvement factors can be either positive or negative depending on the design. The two benchmark cost data, $C_{\text{trans,bench}}$ and $C_{\text{semi,bench}}$, are extracted from the balance of system (BOS) cost benchmark and inverter cost analysis. Since the benchmark data only includes the inverter cost without further details, e.g., cost of semiconductor switches, [17] is referred to derive cost proportion of semiconductors. As the use of SiC devices is envisioned in this approach, benefits from high switching frequency operation in filter size reduction and thermal management are considered. Benefits of multilevel operation and reductions in filter requirements can be also included in this model.

Energy yield improvement from inverter efficiency can be derived as

$$\Delta \gamma = \gamma - \bar{\gamma} = c_{\text{t}}(\eta_{PC,C^2} - \eta_{PC,\text{bench}}).$$  

Considering the same geographic location for fair comparison, the power conversion efficiency drives the improvement. Based on the DOE benchmark, 98% inverter efficiency for the baseline is used for the analysis while 99% efficiency of energy-efficient line frequency transformer is assumed based on the U.S. Department of Energy Efficiency Standards: Low Voltage Distribution Transformers, DOE-2016 [18]. To further detail the loss factors, additional factors can be considered including the downtime for maintenance and potential additional energy yield from modular approach.

Regarding the other factors in (6), we use the LCOE baseline [3] for average commercial PV generation system with 30% investment tax credit and 0.7% annual degradation of the PV module is considered. A 1000 VDC PV array is assumed, but the model can be used to study the effect of other PV voltages, e.g., 1500 VDC that is being adapted for high efficiency power conversion. A 13.2-kV three-phase grid is assumed for the medium voltage interface.

#### B. Case Study: Optimization of $C^2$ system for 200-kW

To estimate the improvement from the $C^2$ architecture, we consider a case study 200-kW commercial inverter system. With the fixed system power capacity, the optimization model shown in Fig. 5 derives maximum LCOE improvement with an optimization method. This paper uses a brute-force method to exhaustively explore the entire potential design spaces and it can be used for further development as baseline. Once the range of three high-level scalable design parameters are defined, the other parameters are determined and model outputs loss and cost. Given all potential design variations, optimal design parameters for maximum LCOE improvement are identified to provide insights to be used for system design. Though it assumes the switching frequency is fixed, 100 kHz in this paper, it can be also incorporated in the framework.

LCOE optimization results using the exhaustive method are shown. The LCOE improvement plot in Fig. 6 with different on-resistance and module numbers and fixed core volume, $k_{\text{core}}$=4 indicates LCOE is heavily affected by inverter design. This graphical approach provides intuitions for optimal design balancing the trade-off between efficiency and cost. For instance, it clarifies a trend in LCOE heavily affected by...
transformer turns ratio causing step changes in switch device voltage ratings; a smaller number of series modules necessitate higher voltage rated devices to sustain the same grid voltage. As expected, use of high voltage devices leads worse FOM of switches and, as a result, less favorable switching and conduction loss trade-off and as well as increased cost as implied in (11), (12), and (15). Figs. 7 and 8 displays total loss and cost characteristics on the design space, respectively. Note that the optimal point is not the least loss design nor the design with least $/W cost. In addition, Fig. 9 illustrates impact of core volume on magnetic loss factor given a fixed on-resistance, 20 mΩ. Similar to the previous observation, the module number would heavily impact the loss and, as a result, LCOE. Fig. 10 illustrates impact of on-resistance and core volume on LCOE with 15 C^2 modules. As expected from previous discussion, balanced design parameters yield maximum LCOE improvement. 

Our approach illuminates the interplay between efficiency and costs that give the lowest LCOE. Under the case study considered here, the 200-kW PV system can improve LCOE by 3.6\% with 15 cascaded C^2 modules, 20 mΩ SiC devices and transformers with k_{core} = 4 that leads an efficiency of 98.89\% compared to the state-of-the-art practices. Although the exhaustive optimization method used in this paper provides design insights capturing important loss and cost factor trends depending on the high-level parameters, the optimal design derived may be coarse due to computation limit or requires repetitive iteration for fine result. To overcome this limit, advanced optimization methods such as convex and genetic algorithm can be applied. To fit into these advanced methods, additional steps, e.g., formulating the models into convex optimization problem to obtain convexity, may be required. If successful, additional key design variables including switching frequency in addition to fine results would be achieved.

V. CONCLUSION

This paper presents a novel LCOE improvement model for PV system architectures, which may serve as the basis of a design procedure for complex power electronics systems in general. This approach allows for the comparison of a candidate converter design to existing state-of-the-art systems. Our model streamlines analysis and allows us to isolate the distinct components to drive impacts on LCOE. Model fidelity can be
enhanced to incorporate additional components of interest. To
exemplify the approach, a comprehensive model formulation
is provided for a PV system architecture using multilevel
cascaded converter blocks for low-voltage dc to medium-
voltage ac conversion without line-frequency transformers. A
case study of a 200-kW PV system shows 3.6% potential
LCOE improvement using an optimized architecture.

ACKNOWLEDGMENT

The authors would like to thank Samantha B. Reese at
NREL for providing details of LCOE Benchmark.

REFERENCES

levelized cost of electricity,” Renewable and sustainable energy reviews,
vol. 15, no. 9, pp. 4470–4482, 2011.


cost benchmark: Q1 2018,” tech. rep., EERE Publication and Product
Library, 2018.

[4] T. Kerekes, R. Teodorescu, P. Rodríguez, G. Vázquez, and E. Ald-
abas, “A new high-efficiency single-phase transformerless pv inverter
topology,” IEEE Transactions on Industrial electronics, vol. 58, no. 1,

“Efficiency optimization of a 7-switch flying capacitor buck converter
power stage ic using simulation and geometric programming,” in 2018
IEEE 19th Workshop on Control and Modeling for Power Electronics
(COMPEL), pp. 1–8, IEEE, 2018.

multilevel dc to three-phase ac architecture for photovoltaic power
plants,” IEEE Transactions on Energy Conversion, vol. 34, no. 1,

lytical review,” Progress in Photovoltaics: Research and Applications,

monthly—with data for april 2019,” tech. rep., US Department of Energy,
2019.

the levelized cost of energy for photovoltaics,” Energy & Environmental

[10] H. Chen, K. Sabi, H. Kim, T. Harada, R. Erickson, and D. Maksimovic,
“A 98.7% efficient composite converter architecture with application-
tailored efficiency characteristic,” IEEE Transactions on Power Elec-

simovic, and B. Johnson, “Decentralized carrier interleaving in cascaded
multilevel dc-ac converters,” in IEEE Workshop on Control and Model-
ing for Power Electronics (COMPEL), pp. 1–6, IEEE, 2019.

converter topology suitable for a wide power range,” in 2003 IEEE
2003.

analysis for single phase grid-connected pv inverters,” in INTELEC
2009-31st International Telecommunications Energy Conference, pp. 1–

[14] N. Mohan and T. M. Undeland, Power electronics: converters, applica-

prediction of ferrite core loss with nonsinusoidal waveforms using only
steinmetz parameters,” in 2002 IEEE Workshop on Computers in Power


inverters using SiC semiconductor modules,” in International Exhibition
and Conference for Power Electronics, Intelligent Motion, Renewable

2016 transformer efficiency changes and impact on inrush current for