Experiments Involving Correlations Between CdTe Solar Cell Fabrication History and Intrinsic Device Stability

D. Albin, T. McMahon, T. Berniard, J. Pankow, and R. Noufi
National Renewable Energy Laboratory

S. Demtsu
Colorado State University

Prepared for the 31st IEEE Photovoltaics Specialists Conference and Exhibition
Lake Buena Vista, Florida
January 3–7, 2005
NOTICE

The submitted manuscript has been offered by an employee of the Midwest Research Institute (MRI), a contractor of the US Government under Contract No. DE-AC36-99GO10337. Accordingly, the US Government and MRI retain a nonexclusive royalty-free license to publish or reproduce the published form of this contribution, or allow others to do so, for US Government purposes.

This report was prepared as an account of work sponsored by an agency of the United States government. Neither the United States government nor any agency thereof, nor any of their employees, makes any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use would not infringe privately owned rights. Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States government or any agency thereof. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States government or any agency thereof.

Available electronically at http://www.osti.gov/bridge

Available for a processing fee to U.S. Department of Energy and its contractors, in paper, from:

U.S. Department of Energy
Office of Scientific and Technical Information
P.O. Box 62
Oak Ridge, TN 37831-0062
phone: 865.576.8401
fax: 865.576.5728
e-mail: reports@adonis.osti.gov

Available for sale to the public, in paper, from:

U.S. Department of Commerce
National Technical Information Service
5285 Port Royal Road
Springfield, VA 22161
phone: 800.553.6847
fax: 703.605.6900
e-mail: orders@ntis.fedworld.gov
online ordering: http://www.ntis.gov/ordering.htm

Printed on paper containing at least 50% wastepaper, including 20% postconsumer waste
ABSTRACT

An orthogonal full-factorial design was used to study the effect of CdS and CdTe layer thickness, oxygen ambient during vapor CdCl₂ (VCC) and the use of nitric-phosphoric (NP) acid as a pre-contact etch on the initial and stressed performance of CdS/CdTe small-area devices. The best initial device efficiency (using thinner CdS, thicker CdTe, no oxygen during VCC, and NP etch) also showed poor stability. Increasing the CdS thickness significantly improved stability with only a slight decrease in resulting initial performance. All devices used a thin margin of CdTe around the perimeter of the backcontact that was shown to significantly reduce catastrophic degradation and improve overall test statistics. The latter degradation is modeled by the formation of a weak-diode/low shunt resistance localized near the edge of finished devices. This shunting is believed to occur through the CdS/CdTe interface, rather than along the device edge, and is exacerbated by thinner CdS films.

INTRODUCTION

The success of photovoltaics as a viable source of renewable energy will be achieved by balancing performance, cost, and reliability. To date, much of the current knowledge regarding polycrystalline thin film devices has focused on optimizing initial performance. In this work, we present empirical optimization experiments specifically designed to study the balance between performance and stability.

Device Fabrication

The technique used to fabricate CdS/CdTe devices have been previously described [1]. The basic structure is that of a superstrate design in which light passes through a transparent glass/tin-oxide superstrate, where it is then absorbed in the n-(CdS)/p-(CdTe) heterojunction structure. For this study, the chemical-bath deposited CdS layer thickness was varied by adjusting the time of growth (3 levels; 34, 37, and 41 µm; corresponding to approximate film thicknesses of 60, 80, and 100 nm). The close-spaced sublimated (CSS) CdTe thickness was similarly controlled using deposition time (2 levels; 8 and 11 µm). After the CdTe deposition, the finished structure was subjected to VCC at 400 °C in an oxygen/helium ambient (2 levels; 0 torr O₂/500 torr He and 100 torr O₂/400 torr He), and a Te-rich layer and to remove surface oxides [2,3]. Prior to the backcontact step, CdTe surfaces are typically treated with a NP etch in order to promote the formation of a Te-rich layer and to remove surface oxides [2,3]. In this study, devices were made with and without this pre-contact etch. Backcontact fabrication concluded with application of a relatively thick layer (~50 – 100 µm) of graphite paste containing Cu₂Te and HgTe dopants followed by a similarly thick, final conducting layer of Ag paste. A narrow (~1 mm) margin of CdTe surrounding the perimeter of the dopant/Ag paste contact was used. This feature was previously reported by use to drastically reduce edge leakage and shunting [4]. In addition, such a structure also improves stress data repeatability results among similarly processed devices by reducing statistically sporadic nature of shunting.

Experimental Set-up

A 3x2x2x2 full factorial experimental design was used for this study. This design allows for screening both main as well as interaction effects between process variables. Each of the 24 experimental points was replicated twice by defining two devices per substrate resulting in 48 individual cells. Multiple linear regression models for open-circuit voltage (Vₒ) in volts, short-circuit current density (Jₛ) in mA/cm², fill-factor (%FF), and efficiency (η%) after initial fabrication and after stress testing were generated from these orthogonal designs and subsequently compared with actual data using simple residual analysis.

Accelerated stress testing consisted of heating cells uniformly to a temperature of 100°C while illuminating them through the glass side with a solar-matched spectrum (filtered Xenon source) at one-sun irradiance. Devices were allowed to naturally bias themselves at open-circuit voltage. Devices were placed within machined aluminum holders that were heated from below using a Cu-heat riser placed on a regulated hot plate. Uniformity among all samples was measured using embedded thermocouples and determined to be ±5°C during the course of the test.

Current density-voltage (JV) measurements were performed under both dark and illuminated (calibrated 1-sun) conditions. Transients were reduced in light-soaked (stressed) samples by storing devices in the dark for 12-24 hrs at 25°C prior to JV scans. Stress measurements were made after light soaking for 4.25, 30, 119, 195, 408, and 693 hrs.
EXPERIMENTAL RESULTS

Multiple linear regression models were generated from the orthogonal experiments using the SAS software package JMP. Regressions were performed using datasets corresponding to unstressed, and stressed (stress time = 693 hrs) devices. The regression models for the unstressed devices were extremely well correlated with actual performance data. Figure 1 shows the correlation between actual and predicted device $V_{oc}$ and a residual plot as a function of sample run.

![Graph showing correlation between actual and predicted device $V_{oc}$ and a residual plot as a function of sample run.]

Fig. 1. Top Figure shows correlation between regression model predicted and actual $V_{oc}$. Dashed lines show 95% confidence intervals for the mean of the effect. Bottom figure shows residuals (Actual – Predicted values) vs. device run sequence.

Due to the necessity of using a single CdS film for 8 CdTe devices, total randomization of experimental points was not possible. Rather, devices were fabricated in the sequence of using ever-thicker CdS films. The residual plot above shows that the accuracy of the model improved as CdS film thickness increased (higher run sequence). This characteristic was also observed for the stressed dataset correlations.

The magnitude variation in residuals among $V_{oc}$, $J_{sc}$, FF, and $\eta$% for the unstressed data was less than ± 10 mV, 1 mA/cm², 3%, and 1% respectively. In addition, reproducibility among replicated devices was also measured and found to be surprisingly good.

Process interactions were studied within the context of the regression models for unstressed devices. When NP etch was used, the highest efficiency devices were made using the thinnest CdS, thickest CdTe, and zero oxygen during the VCC process. At these process combinations, the predicted and actual $V_{oc}/J_{sc}/FF/\eta$% values were 0.819/23.3/67.9/12.9 and 0.819/23.3/68.6/13.1 respectively. When NP etch was absent, the highest initial efficiency devices also used the same processing combination. The predicted and actual parameters in this case were again in excellent agreement, 0.810/22.97/59.2/11.0 and 0.809/23.2/58.9/11.1 respectively. In both NP and non-etched devices, the oxygen level present during the VCC process affects the sensitivity of the process to variations in CdS window layer thickness. As oxygen is reduced, the performance of devices became less sensitive to variations in the CdS window layer thickness.

Regression models of the stressed cells after 693 hrs of light soak at 100°C were not as well-correlated as the initial performance datasets but were nevertheless adequate for data interpretation. Table 1 presents the actual degradation data (showing mean %Change in Efficiency) sorted from least to most degradation as a function of the 24 experimental processing variations. Also shown in this table is the corresponding mean initial device efficiency. For the most stable cells, degradation values effectively represent stabilized levels, i.e., cells optimized for stability approach an asymptotic level beyond which appreciable degradation no longer occurs.

<table>
<thead>
<tr>
<th>CdS Thk</th>
<th>CdTe Thk</th>
<th>VCC Ambient</th>
<th>Etch</th>
<th>Initial Eff(%)</th>
<th>%Change Efficiency</th>
</tr>
</thead>
<tbody>
<tr>
<td>41</td>
<td>11</td>
<td>0</td>
<td>NP</td>
<td>12.50</td>
<td>-8.36</td>
</tr>
<tr>
<td>34</td>
<td>11</td>
<td>100</td>
<td>NP</td>
<td>12.52</td>
<td>-9.05</td>
</tr>
<tr>
<td>37</td>
<td>11</td>
<td>0</td>
<td>NP</td>
<td>12.40</td>
<td>-9.11</td>
</tr>
<tr>
<td>41</td>
<td>11</td>
<td>100</td>
<td>NP</td>
<td>11.68</td>
<td>-9.75</td>
</tr>
<tr>
<td>37</td>
<td>8</td>
<td>100</td>
<td>NP</td>
<td>12.46</td>
<td>-10.52</td>
</tr>
<tr>
<td>37</td>
<td>11</td>
<td>100</td>
<td>NP</td>
<td>11.87</td>
<td>-10.89</td>
</tr>
<tr>
<td>41</td>
<td>8</td>
<td>100</td>
<td>NP</td>
<td>10.90</td>
<td>-11.16</td>
</tr>
<tr>
<td>34</td>
<td>8</td>
<td>100</td>
<td>NP</td>
<td>11.47</td>
<td>-11.45</td>
</tr>
<tr>
<td>37</td>
<td>8</td>
<td>0</td>
<td>NP</td>
<td>12.25</td>
<td>-11.65</td>
</tr>
<tr>
<td>41</td>
<td>8</td>
<td>100</td>
<td>none</td>
<td>10.02</td>
<td>-25.19</td>
</tr>
<tr>
<td>41</td>
<td>8</td>
<td>0</td>
<td>none</td>
<td>9.88</td>
<td>-28.92</td>
</tr>
<tr>
<td>41</td>
<td>8</td>
<td>0</td>
<td>NP</td>
<td>12.02</td>
<td>-32.23</td>
</tr>
<tr>
<td>34</td>
<td>8</td>
<td>0</td>
<td>none</td>
<td>10.47</td>
<td>-34.66</td>
</tr>
<tr>
<td>41</td>
<td>11</td>
<td>100</td>
<td>none</td>
<td>10.50</td>
<td>-35.12</td>
</tr>
<tr>
<td>34</td>
<td>8</td>
<td>100</td>
<td>none</td>
<td>11.18</td>
<td>-35.57</td>
</tr>
<tr>
<td>41</td>
<td>11</td>
<td>0</td>
<td>none</td>
<td>10.67</td>
<td>-35.83</td>
</tr>
<tr>
<td>37</td>
<td>11</td>
<td>0</td>
<td>none</td>
<td>11.10</td>
<td>-37.13</td>
</tr>
<tr>
<td>37</td>
<td>8</td>
<td>0</td>
<td>none</td>
<td>10.08</td>
<td>-37.48</td>
</tr>
<tr>
<td>37</td>
<td>11</td>
<td>100</td>
<td>none</td>
<td>10.60</td>
<td>-38.41</td>
</tr>
<tr>
<td>34</td>
<td>8</td>
<td>0</td>
<td>NP</td>
<td>12.07</td>
<td>-42.68</td>
</tr>
<tr>
<td>37</td>
<td>8</td>
<td>100</td>
<td>none</td>
<td>10.84</td>
<td>-45.02</td>
</tr>
<tr>
<td>34</td>
<td>11</td>
<td>0</td>
<td>none</td>
<td>11.05</td>
<td>-61.78</td>
</tr>
<tr>
<td>34</td>
<td>11</td>
<td>100</td>
<td>none</td>
<td>10.68</td>
<td>-64.18</td>
</tr>
<tr>
<td>34</td>
<td>11</td>
<td>0</td>
<td>NP</td>
<td>13.07</td>
<td>-87.03</td>
</tr>
</tbody>
</table>

Table 1. Degradation Data Measured at t = 693 hrs.

Statistically, the best reproducibility among replicated pair devices was observed when the CdTe film was thicker, and particularly, when NP was used. As the CdTe thickness decreased, reproducibility was not as good. For
the thick CdTe case with NP, the combination of thin CdS and no O\textsubscript{2} during the VCC process resulted in the worse stability of all devices (mean degradation of –87%). When O\textsubscript{2} was introduced, the stability improved considerably (up to –9.0% mean degradation). The benefit of using O\textsubscript{2} during VCC for thin CdS devices is shown in Figure 2(a). This behavior was also observed in the case when NP was absent though it was not as strong. As shown in Figure 2(b), the reproducibility in degradation for thin CdS devices (both with and without O\textsubscript{2} during VCC) was not as good as shown for the NP etched examples in Figure 2(a). As shown in both figures, when the CdS is thickest (the heavy lines), stability was determined primarily by whether the CdTe was etched or not. With NP etch, degradation approaches the asymptotic stabilized level more rapidly. The amount of oxygen used during the VCC process for thick CdS devices had little impact on stability.

![Fig. 2. Stability of thick CdTe devices with (a) and without (b) NP etch](image)

Comparing the unstressed and stressed datasets resulted in an interesting observation. The highest initial efficiency (actual and predicted) yielded the least stable device. However, by increasing the CdS thickness from 60 nm to 100 nm, a significant improvement in stability was obtained with only a slight drop in performance. The predicted efficiency at t=0 was observed to drop to only 12.63% (actual mean level of 12.5%). The corresponding degradation improved to a modeled level of –11.8% (actual mean level of –8.4%).

The major impediment to correlating processing with stability was the tendency for identically processed devices to suddenly exhibit large variations in degradation rate. This behavior was due to a significant increase in shunting. During earlier experiments, such behavior was com-

monplace. For example, Figure 3 shows how such an effect can rapidly destroy the statistical significance of stress testing. In this subset, 14 out of 48 devices (indicated by the X’s) showed this type of “catastrophic” degradation within the first 1000 hrs of stress testing (nearly a 30% occurrence rate).

![Fig. 3. Early degradation rate data plagued by high incidence of shunt-related defects](image)

In these early devices, the edge was defined by cutting perpendicularly through the backcontact pastes to the tin-oxide front contact using a razor blade. This approach favors the physical contact between these layers which are only separated by the active-layer film thickness of ~ 8-10 um. Such a “non-margined” structure was recently shown to favor leakage currents [4]. By introducing a thin (~1 mm) margin of CdTe around the perimeter of the backcontact, we were able to effectively increase the potential shunting path length by a factor of 100. With this modification, shunting was reduced significantly. A plot similar to Figure 3, but using the new “margined” cell structure shows only 7 such failures out of a sample of 66 devices. Of these 7 cells, 6 used thin CdS (not a process variable for the set shown in Figure 3).

Visual examination of the backcontact definition for these 7 devices revealed regions where the metal paste had visibly extended over the edge of the dag+dopant paste and was in contact with the CdTe surface but not the tin-oxide front contact (these extensions were still margined). Auger electron spectroscopy analysis of the CdTe surface between these protrusions and the actual CdS/CdTe device edge did not detect any Ag eliminating possible surface migration as the reason for shunting. These results, as well as the observation that 6 of the 7 devices used thin, 60 nm CdS (the one exception using 80 nm CdS) strongly suggests shunting has occurred perpendicularly through the device, rather than simply down the CdS/CdTe edge. Previously, metal atom chains were used to make switchable memory devices in a-Si [5]. Recently, the concept of such chains as a breakdown mechanism in thin-film device junctions was proposed by Karpov, et al. [6]. According to this model, the energy barrier for homogeneous shunt nucleation across a dielectric layer like CBD CdS should decrease linearly with decreasing layer thickness. This may be the reason why our thin CdS devices fail with stress testing.
Infrared imaging of degraded but margined devices using thin CdS were used to study catastrophic shunting observed during stress testing. Figure 4 was recorded at 1.2 volts forward-bias (6.0 mA) and clearly shows the presence of bright spots distributed both within the cell interior as well as at the bottom right corner. These bright spots are believed to be due to either local variations in emissivity or, more interestingly, the evolution of heat associated with either resistive or diode recombination processes. Such spots have also been observed in reverse-bias, where diode recombination current joule loss is not expected.

![Fig. 4. Infrared Image of a Shunted Device. Dashed line indicates the approximate boundary of the CdTe margin.](image)

The corner bright spot is the location of one of the before-mentioned overlaps of the Ag backcontact directly on the CdTe surface. When this area is physically removed (re-defined), most of the initial cell performance is recovered. The experimental JV curves corresponding to the unstressed, stressed, and re-defined cell are shown as the open circles in Figure 5. The performance of this cell initially, after degradation, and after redefinition was 13.1%, 1.3%, and 11.6% respectively.

A 10-diode Pspice model with the ability to adjust diode quality factor A, reverse-saturation current density $J_0$ (mA/cm$^2$), and series, $R_s$, and shunt, $R_{sh}$, resistance (ohms*cm$^2$) was used to simulate the observed experimental data (Figure 5).

![Fig. 5 Initial, stressed (shunted), and redefined J-V data for the device shown in Figure 4.](image)

Such series-distributed diode models generate more physically sensible values for $J_0$ and A relative to models that utilize single, "lumped circuit" equivalents and allow for modeling spatially localized variations in device characteristics. The simulation fits are shown as the solid lines in Figure 5. The 10-diode fit for the initial case was made using $J_0=1.2e-11$, $A=1.72$, $R_s=5K$, and $R_{sh}=0.5$. The shunted case was modeled as a single highly shunted, "weak-diode" with $J_0=1e-02$, $A=1.8$, $R_s=0.5$, and $R_{sh}=0.5$ in parallel with 9 slightly weakened diodes with $J_0=1e-10$, $A=1.8$, $R_s=0.95$, and $R_{sh}=5K$. By removing the single "weak diode" (e.g., leaving only 9 slightly weakened diodes), the simulation easily fit the re-defined experimental data shown in Figure 5.

**CONCLUDING REMARKS**

The slight gain in initial performance associated with using the thinnest CdS films (~60 nm) was more than negated by significant problems with stability as measured by open-circuit, 100 ºC light-soak stress testing. Stability problems with thin CdS films were attributed to the formation of weak-diodes and shunting through the CdS/CdTe interface rather than along the cell edge. Such behavior may be verification of the thickness-dependent shunt nucleation model proposed by Karpov, et al [5]. Process variations, in this case, the use of oxygen during the VCC step and thicker CdTe allowed for the use of thinner CdS.

**ACKNOWLEDGEMENTS**

We acknowledge the support of the U.S. Department of Energy under Contract No. DE-AC36-99G010337.

**REFERENCES**

**ABSTRACT (Maximum 200 Words)**

An orthogonal full-factorial design was used to study the effect of CdS and CdTe layer thickness, oxygen ambient during vapor CdCl₂ (VCC) and the use of nitric-phosphoric (NP) acid as a pre-contact etch on the initial and stressed performance of CdS/CdTe small-area devices. The best initial device efficiency (using thinner CdS, thicker CdTe, no oxygen during VCC, and NP etch) also showed poor stability. Increasing the CdS thickness significantly improved stability with only a slight decrease in resulting initial performance. All devices used a thin margin of CdTe around the perimeter of the backcontact that was shown to significantly reduce catastrophic degradation and improve overall test statistics. The latter degradation is modeled by the formation of a weak-diode/low shunt resistance localized near the edge of finished devices. This shunting is believed to occur through the CdS/CdTe interface, rather than along the device edge, and is exacerbated by thinner CdS films.