

Inverter Anti-Islanding with Advanced Grid Support in Singleand Multi-Inverter Islands

Andy Hoke, Ph.D., P.E. Presentation to Smart Inverter Technical Working Group Webinar August 16, 2016

NREL/PR-5D00-66942

NREL is a national laboratory of the U.S. Department of Energy, Office of Energy Efficiency and Renewable Energy, operated by the Alliance for Sustainable Energy, LLC.

Mahalo to:

- **SolarCity – Frances Bell, Mike McCarty**
- **NREL – Austin Nelson, Brian Miller, Sudipta Chakraborty (PI)**
- **The Hawaiian Electric Companies:**
	- o Marc Asano Technical input
	- o Earle Ifuku SITWG lead
- **Department of Energy Solar Energy Technologies Program**
- **Northern Plains Power Technologies – Mike Ropp**

Overview

1. Background

- **2. Single-inverter anti-island tests with grid support functions (GSFs) enabled**
	- a) Test plan
	- b) Test results
- **3. Multi-inverter anti-islanding tests with GSFs enabled**
	- a) Test plan
	- b) Test results

4. Conclusions

Background

• **Island = portion of a circuit with DER and load that becomes disconnected from the rest of the grid**

 $NASA$ http://earthobservatory.nasa.gov/IOTD/view.php?id=82975

- **DERs must recognize when they are in an island and disconnect**
	- o *Safety* prevent contact with unexpectedly energized lines
	- o *Protection* prevent out-of-phase reclosure
- **If generation and load are not matched (or close), island voltage goes out of range quickly (undervoltage or TrOV) and DERs disconnect**
- **If gen:load ≈ 1, island may persist**
- **IEEE 1547 requires DERs to disconnect within 2 seconds**
- **Most common method of unintentional island prevention:**
	- o Autonomous anti-islanding (AI) controls in the DER
	- o All UL 1741-certified inverters contain such controls

Background

- **As DERs become a significant portion of total generation, they will be required to:**
	- o Remain online during grid events
	- o Help regulate grid voltage and frequency back towards nominal
- **These grid support function (GSF) requirements** *may* **make antiislanding more difficult**
- **Islands with multiple DERs** *may* **also make anti-islanding more difficult**

This work

• **Experimentally create balanced islands with:**

- o GSFs enabled
- o 3 PV inverters *connected to different points* on the same circuit
- *Can we create islands lasting more than IEEE allows?* \circ Balanced, resonant load \rightarrow difficult for island detection
- **Test inverters from** *3 different manufacturers*
- **Two phases:**
	- 1. Single-inverter islands: identify worst-case combinations of GSFs
	- 2. Multi-inverter islands: try various circuit topologies, interconnecting impedances, load locations, load tunings, inverter locations, GSF combinations

Overview

1. Background

- **2. Single-inverter anti-island tests with grid support functions (GSFs) enabled**
	- a) Test plan
	- b) Test results
- **3. Multi-inverter anti-islanding tests with GSFs enabled**
	- a) Test plan
	- b) Test results
- **4. Conclusions**

Island test overview

• **AI tests based on IEEE 1547.1 / UL 1741 test:**

- **Balanced, resonant RLC load intentionally creates a stable, semi- self-sustaining island that is difficult to detect**
- **Inverter powered by PV simulator** \rightarrow **constant, stable source**

Grid support functions

• **Conventional AI test does not include testing with GSFs enabled**

o Upcoming UL 1741 SA does

• **GSFs used here:**

- o High/low voltage ride-through (VRT)
- o High/low frequency ride-through (VRT)
- o Volt-VAr control (VVC)
- o Frequency-Watt control (FWC)
- **Two settings tested for both VVC and FWC:**
	- o Steep curve
	- o Low-slope ("shallow") curve
- **Each GSF first verified to work properly**

• **10 GSF test cases:**

• Repeat each 5 times \rightarrow 50 tests per inverter

Interpreting AI test results:

ROT = run-on time (island duration)

Maximum, mean, and minimum island ROT:

Maximum ROT is most important criterion

Typical and worst-case waveforms

 \overline{v}_{inv} I inv I grid Aux

V_{inv} I inv I grid Aux

668 ms

Inverter 3

Linear regression analysis

• **Linear regression of all test data (>150 tests):**

o VRT and FRT considered as a single binary predictor, *VFRT*; 0=off.

 $ROT = 95 + 75 \cdot VFRT + 64 \cdot Inv2 + 99 \cdot Inv3 + \epsilon$ [ms]

- \circ p-value = 0.0005
- \circ RMS error = 133 ms
- **What does this tell us?**
	- **► Enabling VRT and FRT tends to extend ROT by 75 ms**
	- \triangleright Inverter 2 tends to run on 64 ms longer than Inverter 1
	- \triangleright Inverter 3 tends to run on 99 ms longer than Inverter 1
	- \triangleright Stochastic effects are larger than modeled effects
- **Additional regression models including VVC and FWC were not conclusive (high p-values)**

Single-inverter conclusions

- **All inverters passed all 50 tests well within required IEEE 1547 AI standard**
- **VRT and FRT lead to** *slightly* **longer islands**
- **Worst-case overall GSF configurations:**

• **Second worst-case GSF configurations:**

• **Upcoming paper:** A. Nelson, A. Hoke, B. Miller, S. Chakraborty, F. Bell, M. McCarty, "Impacts of Inverter-based Advanced Grid Support Functions on Islanding Detection," 2016 *IEEE Innovative Smart Grid Technologies Conference (ISGT)*, 2016

Overview

1. Background

- **2. Single-inverter anti-island tests with grid support functions (GSFs) enabled**
	- a) Test plan
	- b) Test results
- **3. Multi-inverter anti-islanding tests with GSFs enabled**
	- a) Test plan
	- b) Test results

4. Conclusions

Multi-inverter, multi-PCC anti-islanding

- **Difficult to analytically predict worst-case circuit parameters for multi- inverter AI**
- **Instead, test a wide, representative variety of scenarios to find worst- case circuit parameters**
	- o Vary topology, impedances, load location, short-circuit impedance, GSF settings, inverter locations
	- o Too many parameters to test all combinations

• **Four-step plan**

- o First 3 steps find worst-case setting(s) of target parameters
- \circ 4th step investigates worst-case settings in-depth

• **224 test total (plus extras)**

PHIL anti-island testing

- **Building a wide variety of test circuits is costly and time-consuming**
- **Instead, use power hardware-in-the-loop to create the island circuits (including the RLC load)**
- **Builds on past single-inverter PHIL AI testing, and multi-inverter GSF testing**

Step 1: Topologies

Topology 1: Three inverters on same transformer

Breaker/fuse/switch; Island forms when open

- **Three island topologies**
- **Each LV line can be overhead or underground**
- **Service drops of 100', 200' and 300' considered**
- **10 total circuits considered in Step 1**
- **Each circuit tested 5** \textrm{times} \rightarrow 50 tests
- **Worst-case circuit used for Steps 2 and 3**
- **Three worst cases used in Step 4**

Step 2: Load location

• **Three possible load locations considered:**

- 1. Centralized load *near* island breaker
- 2. Centralized load *far* from island breaker
- *3. Distributed* load at each inverter PCC
- **Each load location tested 5 times** \rightarrow **15 tests**
- **Worst-case load location used for Steps 3 and 4**
- **Example island circuit with load near breaker:**

Step 3: Short-circuit impedance

- **Some AI methods rely on changes in grid impedance to detect an island**
- **Range of impedances generated by analyzing the short- circuit impedances at all distribution transformer primary nodes in the IEEE 8500-node test feeder:**

o Test cases: Maximum, median, minimum Z_{SC}

- **Each** Z_{SC} **tested 5 times** \rightarrow **15 tests**
- **Worst-case Z_{SC} used for Step 4**

Step 4: Detailed AI investigation

• **All combinations of the following:**

- ^o The 2 worst-case inverter settings from the single- inverter tests
- o The 3 worst-case combinations of topology and impedances from Step 1
- o The single worst-case load location from Step 2
- o The single worst-case grid impedance from Step 3
- \circ All 3! = 6 permutations of inverter locations on the 3 PCCs in each test circuit.
- **2·3·1·1·6 = 36 test cases**
- Each case repeated 4 times \rightarrow 144 tests

Step 4 Results

Maximum, mean, and minimum island ROT:

Step 4 Waveforms – Typical and worst-case

• **627 ms ROT (less than maximum inverter tests)**

Linear regression analysis

- **Linear regression of all multi-inverter test data (224 tests)**
- **Predictors considered:**
	- o Grid support function configuration
	- o Island circuit
	- o Location of load relative to inverters
	- o Grid short-circuit impedance at the island location
	- o Inverter location map (i.e. which inverter is connected to which PCC)
- **Most models had high p-values**
- **One model with GSF setting as only predictor had reasonably low p-value:**

 $ROT = 297 + 27 \cdot GSF2 + \epsilon$ [ms]

- \circ p-value = 0.046
- \circ RMS error = 98 ms
- o *GSF*2 = 0 means worst-case GSF combo was active; *GSF*2 = 1 means 2nd worst-case was active

• **What does this tell us?**

- \triangleright The second-worst GSF function combination (from single-inverter tests) actually tended to run on 27 ms longer than the worst in multi-inverter tests
- \triangleright Stochastic effects are larger than modeled effects
- \triangleright No single circuit configuration stuck out as problematic

Conclusions

• **First known laboratory test of multi-inverter, multi- PCC anti-islanding**

- o Tests covered 49 unique field cases, each tested at least 4 times
- o In all 244 tests, maximum ROT was 632 ms (well below 2 s)
- o No single circuit configuration stuck out as problematic
- **Grid support functions increased island durations, but still well below the IEEE 1547 required limit**
	- o True even in multi-inverter scenarios
	- o Results will vary with other inverters, different numbers of inverters
- **NREL report: http://www.nrel.gov/docs/fy16osti/66732.pdf**

Thank you

Questions welcome

Extra slides

Test circuit topologies

• **PHIL model features to make the island more difficult to detect:**

- \circ RLC load continuously variable \rightarrow better load balancing
- o Real-time display of circuit quality factor, including all physical and modeled circuit elements \rightarrow better load tuning
- o Real-time display of island breaker P, Q visible to operator \rightarrow can time island disconnection
- **PHIL setup validated by comparing single- inverter AI tests using hardware and to single- inverter tests using PHIL**

Maximum, mean, and minimum island ROT:

Step 1 Waveforms – Typical and worst-case

- **Worst-case: circuit 1, 555 ms ROT (shown)**
- **2nd worst: circuit 5**
- **3rd worst: circuit 7**

Maximum, mean, and minimum island ROT:

Step 2 Waveforms – Typical and worst-case

- **Worst-case: load far from breaker**
- **475 ms ROT**

Maximum, mean, and minimum island ROT:

Test Case Number

Step 3 Waveforms – Typical and worst-case

• **438 ms ROT**

Addition tests: Island timing

- **Inverter 1 shifts output phase angle slightly to detect islands**
- **Causes periodic variations in Q, P**
- **Tests above were timed to start near zero-crossing of P and Q flowing through island breaker**
- **Additional 10 AI tests run to investigate effects of** *randomized* **island timing**

• **Result: Generally, randomized timing led to shorter ROT, but one randomized test had longer ROT. (See next slide)**

Worst-case overall test

• **632 ms ROT**

- **By chance, the randomized disconnection occurred at the zero-crossing of P and Q flowing through the breaker**
	- o So this test is effectively a timed-disconnection test
- **Increased confidence that Steps 1-4 capture worst-case island durations**

Addition tests: RL loads

• **RL loads are more typical than RLC loads**

• **10 additional AI tests:**

- o 5 tests with tuned RL load
- o 5 tests with 10% detuned RL load
- **All used worst-case settings from Step 4**

RL Load Waveforms – Typical and worst-case

