

Characterization of Epitaxial Film Silicon Solar Cells Grown on Seeded Display Glass

Preprint

David L. Young, Sachit Grover, Charles Teplin,
Paul Stradins, Vincenzo LaSalvia,
and Howard M. Branz
National Renewable Energy Laboratory

Ta-Ko Chuang and J. Greg Couillard
Corning Incorporated

*Presented at the 2012 IEEE Photovoltaic Specialists Conference
Austin, Texas
June 3–8, 2012*

NREL is a national laboratory of the U.S. Department of Energy, Office of Energy Efficiency & Renewable Energy, operated by the Alliance for Sustainable Energy, LLC.

Conference Paper
NREL/CP-5200-54148
June 2012

Contract No. DE-AC36-08GO28308

NOTICE

The submitted manuscript has been offered by an employee of the Alliance for Sustainable Energy, LLC (Alliance), a contractor of the US Government under Contract No. DE-AC36-08GO28308. Accordingly, the US Government and Alliance retain a nonexclusive royalty-free license to publish or reproduce the published form of this contribution, or allow others to do so, for US Government purposes.

This report was prepared as an account of work sponsored by an agency of the United States government. Neither the United States government nor any agency thereof, nor any of their employees, makes any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use would not infringe privately owned rights. Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States government or any agency thereof. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States government or any agency thereof.

Available electronically at <http://www.osti.gov/bridge>

Available for a processing fee to U.S. Department of Energy
and its contractors, in paper, from:

U.S. Department of Energy
Office of Scientific and Technical Information

P.O. Box 62
Oak Ridge, TN 37831-0062
phone: 865.576.8401
fax: 865.576.5728
email: <mailto:reports@adonis.osti.gov>

Available for sale to the public, in paper, from:

U.S. Department of Commerce
National Technical Information Service
5285 Port Royal Road
Springfield, VA 22161
phone: 800.553.6847
fax: 703.605.6900
email: orders@ntis.fedworld.gov
online ordering: <http://www.ntis.gov/help/ordermethods.aspx>

Cover Photos: (left to right) PIX 16416, PIX 17423, PIX 16560, PIX 17613, PIX 17436, PIX 17721



Printed on paper containing at least 50% wastepaper, including 10% post consumer waste.

Characterization of Epitaxial Film Silicon Solar Cells Grown on Seeded Display Glass

David L. Young¹, Sachit Grover¹, Charles Teplin¹, Paul Stradins¹, Vincenzo LaSalvia¹, Ta-Ko Chuang², J. Greg Couillard², Howard M. Branz¹

¹National Renewable Energy Laboratory, Golden, CO, USA

²Corning Incorporated, Corning, NY, USA

Abstract — We report characterization of epitaxial film crystal silicon (c-Si) solar cells with open-circuit voltages (V_{oc}) above 560 mV. The 2- μm absorber cells are grown by low-temperature (<750 °C) hot-wire CVD (HWCVD) on Corning® EAGLE XG® display glass coated with a layer-transferred (LT) Si seed. The high V_{oc} is a result of low-defect epitaxial Si (epi-Si) growth and effective hydrogen passivation of defects. The quality of epitaxial growth by HWCVD on seeded glass substrates depends on the crystallographic quality of the seed and the morphology of the growth surface. Complete heterojunction cells consist of glass/c-Si LT seed/ epi n⁺ Si:P/epi n⁻ Si:P/intrinsic a-Si:H/p⁺ a-Si:H/ITO. Similar devices grown on electronically ‘dead’ n⁺ wafers have given V_{oc} ~ 630 mV and ~8% efficiency with no light trapping features. Here we study the effects of the seed surface polish on epi-Si quality, how hydrogenation influences the device character, and the dominant junction transport physics.

Index Terms — epitaxial layers, glass, silicon, solar energy.

I. INTRODUCTION

The commercial photovoltaic market continues to be dominated by crystalline silicon wafer technology. However, epitaxial film-silicon on seeded low-cost substrates (“epi on seed”) is a viable technology that could provide reduced manufacturing costs without sacrificing efficiency. Our group is exploring growth of epitaxial films on low-cost, seeded-substrates by hot-wire CVD (HWCVD). HWCVD allows nearly defect free epitaxial growth on wafers at deposition rates > 1.8 $\mu\text{m}/\text{min}$ nearly 300 to 400 °C below typical chemical vapor deposition epitaxy[1]. The lower HWCVD growth temperature allows low-cost, low-temperature substrates, such as display glass, to be used as the substrate for large area crystal film silicon solar modules. Though NREL has investigated a variety of homo- and heteroepitaxial seeds on glass substrates, this contribution will focus mainly on layer-transfer (LT) c-Si films oxide-bonded to Corning® EAGLE XG® glass (hereafter SiOG) [2, 3]. Our study explores the influence of the surface preparation of the seed layer to obtain low-defect density epitaxial films, and compares material quality and device characterization between SiOG and wafer-based devices. Not surprisingly seed layer surface preparation greatly

influences the epi-Si and device quality. We find that with a seed layer surface roughness nearly 10x rougher than a wafer, we get about 10x more dislocations and a lower V_{oc} compared to epi-Si devices grown on prime polished n⁺ wafers. Yet, the V_{oc} obtained in our preliminary study are the highest reported for crystal Si films on display glass.

II. EXPERIMENT

Two types of substrates are explored in this study: 1) electronically ‘dead’ n⁺ Si:P wafers with a prime surface polish in which photo generated carriers have minimal chance to be collected; and 2) LT c-Si films oxide-bonded to Corning® EAGLE XG® glass (SiOG).

Epitaxial films are grown on the LT seed layer by HWCVD using a gas mixture of SiH₄, H₂, and PH₃ over the temperature range of 650 – 830 °C. Emitters are formed by growing a heterojunction structure with hydrogenated amorphous Si [i a-Si:H (~5 nm), p a-Si:H:B (~15 nm)] in separate HWCVD deposition chambers.

An In₂O₃:Sn film provides a transparent conducting contacting layer and an antireflective coating. Device mesas are photolithographically defined and isolated with reactive ion etching using SF₆ gas. Back contacts are formed to a grown-in, heavily doped back surface field layer (Fig. 1). For epi-Si devices on ‘dead’ wafer, contact is made directly to the highly conducting wafer and no n⁺ layer is grown. Measurements of illuminated current density vs voltage (JV) are done with a calibrated AM1.5 solar simulator to give the operating parameters for the




Fig. 1. Device schematic.

solar cell. Light and dark JV measurements are made between 150 K – 350 K with a Linkam Scientific cryostat and a Keithley 6517B electrometer. Quantum efficiency (QE), capacitance vs voltage (C/V) measurements are made with custom equipment.

III. SEED PREPARATION

The LT seed layers were exfoliated from wafers following a hydrogen implant to a specified depth and annealing to form hydrogen platelets. Before the seed layer is exfoliated, the wafers are oxide-bonded to display glass. The exposed surface (cut layer) of the exfoliated seed is quite rough (see Fig. 2 (left)) with an average surface roughness of about 8 nm, compared to < 0.1 nm average surface roughness of the polished wafers. Silicon on insulator (SOI) wafers formed from either smart cut technology or by porous silicon layer transfer, when used in the IC industry, are commonly heated to 1150 °C in 80 Torr hydrogen for 1 hour to dramatically reduce the surface RMS roughness to below 0.1 nm [4]. A similar high T anneal was used by Gordon et al. to smooth exfoliated seeds on spinel glass-ceramic substrates before 1130 °C epitaxial growth [5]. On SOI and glass-ceramic, the substrate can withstand the high annealing temperatures necessary for surface reconstruction of the




Fig. 2 AFM images of (left) as cut SiOG and (right) after CMP.

seed layer. Corning® EAGLE XG® glass, used in this study, is far less costly than the glass-ceramic, but has an annealing temperature of 722 °C and a softening point of 971 °C. Even though the price point for this type of glass is low enough for use in low-cost solar modules and the working temperatures are compatible with HWCVD epitaxy, the display glass cannot sustain a high-temperature hydrogen anneal necessary for surface reconstruction. We therefore explored two low-temperature techniques to smooth the surface of the seed layer for epitaxial growth. Our first approach was to perform a chemical/mechanical polish (CMP) on the seed, being careful not to grind away the entire 600-nm-thick as-cut seed layer. Removing about 400 nm of c-Si

reduced the average surface roughness to 1 nm. However, polishing introduced grooves into the surface of the seeds, as visible by AFM (Fig. 2 (right)). Our next approach was to anneal the seeds in hydrogen at 800 °C for 30 mins. This proved insufficient to improve the surface roughness of either the as-cut or polished seed layers.

IV. EPITAXIAL FILMS ON SEEDS

Epitaxial films are grown on the polished seed layers by placing them on a vertically-oriented heater in the HWCVD epitaxial reactor and heating to just below the unsupported deformation point of the 1" x 0.45" glass substrate. We measure this maximum sustainable temperature to be about 775 °C by using *in situ* spectroscopic ellipsometry[6]. Our previous research indicated that oxide growth on the surface prior to epi-Si deposition induces dislocations in the epi film that propagate through the film to the surface [7]. We therefore start our epi-Si growth with oxygen-filtered silane. We then use a SiH₄/ PH₃ mixture, without filtering, to form the n⁺/n⁻ layers. Optical and scanning electron microscopy (SEM) images of the surface of the epi-Si films show sparse (<10⁴ cm⁻²) crystallographic pits and defect densities. Electron-beam induced current (EBIC) images on fully processed devices show active defect densities on the order of 10⁴ – 10⁵ cm⁻². TEM studies show these defects are predominately dislocations and twins.

V. HYDROGENATION

Once the n⁺/n⁻ epitaxial films are grown, the samples are hydrogenated in a custom-built remote plasma, rapid thermal annealing system. As-grown films have about




Fig. 3 External quantum efficiency with and without hydrogen passivation.

2x10¹⁷ cm⁻³ H somewhat uniformly distributed throughout the film (determined by SIMS). After hydrogenation, H

concentrations increase $\sim 10x$ in the top $1\mu\text{m}$ of the film and decrease to $\sim 4 \times 10^{17} \text{ cm}^{-3}$ near the back of the film. Hydrogenation improves both J_{sc} and V_{oc} . Fig. 3 shows typical EQE data for nominally identical devices on n⁺ wafers with and without hydrogenation.

The QE in the 400 – 550 nm range is almost identical before and after hydrogenation, however there is a pronounced increase in the QE for the hydrogenated sample beyond 550 nm out to 1000 nm. A fit to the QE data in the IR region indicates an increase in the effective diffusion length (L_{eff}) in the bulk with hydrogenation[8]. Minority carrier lifetimes, when measured on bare epi-Si films by resonance-coupled photoconductive decay (RCPD), are about 10-15 ns, corroborating QE-determined L_{eff} measurements of about 3-5 μm . These data indicate an improvement in the bulk of the epi, but not a significant change near the surface of the epi-Si films with hydrogenation.

VI. DEVICE FABRICATION AND CHARACTERIZATION

Following hydrogen passivation of the epi-Si layer, emitter heterojunction layers of a-Si (i) and a-Si:H (p⁺) are deposited by HW-CVD in a separate deposition chamber after an air break and dilute HF etch. A 70 nm ITO layer is then deposited by reactive evaporation of an In/Sn compound to give a contact and Anti-Reflection layer. Devices are defined by photolithography, and then a wet chemical etch is used to remove the ITO and a dry reactive ion etch (RIE) removes the n⁻ layer down to the n⁺ back contact layer (see Fig. 1). This n⁺ layer is




Fig. 4 Current density vs voltage for several devices described in the text.

necessarily thick ($\sim 2 \mu\text{m}$) to provide a large RIE process window in order to stop the RIE etch within the n⁺ layer. A thicker n⁺ layer provides more lateral conduction to the back contact and thus a lower R_{series} , but it also introduces

a larger ‘dead’ layer in the device that absorbs light without providing carriers that contribute to the current. Fig. 4 shows typical JV curves for heterojunction devices on glass substrates and on a ‘dead’ n⁺ wafer.

The relatively high open circuit voltages (630 mV for n⁺ ‘dead’ wafer devices and 560 mV for SiOG devices) indicate high quality material ($L_{eff}/W > 3$) and junction formation, whereas the low fill factors show that our R_{series} remains too high despite the thick n⁺ layer. R_{series} is much larger in the SiOG devices compared with the wafer devices (Fig. 4) due to inadequate n⁺ doping in the back contact layer, which contributes to the lower FF. However, the lower V_{oc} values for SiOG devices are a result of shorter diffusion lengths and a defective junction surface due to a higher dislocation density in the SiOG epi-Si layers. These dislocations may act to shunt the




Fig. 5 Dark current density vs voltage data for SiOG device and device on n⁺ wafer.

device and/or introduce recombination centers within the depletion region [9]. Both of these effects result in a higher dark saturation current density (Fig. 5), higher




Fig. 6 Temperature corrected V_{oc} vs Temperature data for a device on SiOG.

ideality factors near V_{oc} (Fig. 5) and higher surface recombination velocities (S_p) at the heterojunction interface (see below) in SiOG devices compared with wafer based devices. The dark JV data of Fig. 5 reveal that our devices on n+ wafers show the typical voltage dependence in forward bias as high efficiency wafer-based heterojunction devices[10]. However, our SiOG devices show forward bias JV(Temperature) characteristics typical of surface dominated recombination. To verify this, Fig. 6 shows V_{oc} vs Temperature data for a SiOG device. The temperature-corrected V_{oc} at $T=0$ K is less than the bandgap of silicon, indicating interface recombination likely dominates junction transport[11]. Combining V_{oc} vs J_{sc} data with a built-in potential value measured by capacitance vs voltage data (not shown), we find front surface interface recombination velocities much higher in SiOG devices, compared with low-defect density wafer based devices confirming that surface recombination dominates in SiOG devices.

These preliminary results on high V_{oc} SiOG devices are encouraging for this technology. However, much work is needed to reduce defects to increase both the bulk and surface quality in these devices.

The authors thank Lorenzo Roybal, for growth of the ITO films, and Russell Bauer, for the hydrogenation of the epi-Si films.

REFERENCES

- [1] Bobela, D.C., C.W. Teplin, D.L. Young, H.M. Branz, and P. Stradins. "epitaxial crystal silicon absorber layers and solar cells grown at 1.8 microns per minute", in *IEEE-PVSC*. 2011. Seattle WA: IEEE.
- [2] Groves, J.R., J.B. Li, B.M. Clemens, V. Lasalvia, F. Hasoon, H.M. Branz, and C.W. Teplin, "*Biaxially-textured photovoltaic film crystal silicon on ion beam assisted deposition CaF₂ Seed layers on glass*". Energy and Environmental Science, **submitted** 2012
- [3] Young, D.L., K. Alberi, C. Teplin, I. Martin, P. Stradins, M. Shub, C. Beall, E. Iwaniczko, H. Guthrey, M.J. Romero, T.-K. Chuang, E. Mozdy, and H.M. Branz, "Toward film-silicon solar cells on display glass", in *IEEE PVSC 35*, IEEE, Editor. 2010, IEEE: Honolulu Hawaii. p. 626-630.
- [4] Sato, N. and T. Yonehara, "*Hydrogen Annealed silicon-on-insulator*". Applied Physics Letters, **65**(15) 1994, p. 1924.
- [5] Gordon, I., S. Vallon, A. Mayolet, G. Beaucarne, and J. Poortmans, "*Thin-Film Monocrystalline-silicon solar cells made by a seed layer approach on glass-ceramic substrates*". Solar Energy Materials & Solar Cells, **94** 2010, p. 381.
- [6] Teplin, C.W., D. Levi, E. Iwaniczko, K.M. Jones, J. Perkins, and H.M. Branz, "*Monitoring and modeling silicon homoepitaxy breakdown with real-time spectroscopic ellipsometry*". J. Applied Physics, **97** 2005
- [7] Teplin, C.W., K. Alberi, M. Shub, C. Beall, I.T. Martin, M.J. Romero, D.L. Young, R.C. Reedy, P. Stradins, and H.M. Branz, "*Mechanisms controlling the phase and dislocation density in epitaxial silicon films grown from silane below 800°C*". APL, **96** 2010, p. 201901.
- [8] Basore, P.A., "*Numerical Modeling of Textured Silicon Solar Cells Using PC-ID*". IEEE Transactions on electron devices, **37**(2) 1990
- [9] Romero, M.J., K. Alberi, I.T. Martin, K.M. Jones, D.L. Young, Y. Yan, C. Teplin, M.M. Al-Jassim, P. Stradins, and H.M. Branz, "*Nanoscale measurements of local junction breakdown in epitaxial film silicon solar cells*". Applied Physics Letters, **97** 2010, p. 092107.
- [10] Young, D.L., J.V. Li, C.W. Teplin, P. Stradins, and H.M. Branz. "*Junction Transport in epitaxial film silicon heterojunction solar cells*". in *IEEE PVSC*. 2011. Seattle: IEEE.
- [11] Rau, U. and H.W. Schock, "*Electronic Properties of Cu(In,Ga)Se₂ heterojunction solar cells-recent achievements, current understanding, and future challenges*". Applied Physics A, **69** 1999, p. 131.